


AFRL-PR-WP-TR-1998-2130

CRYO POWER AND HEAT TRANSFER



L. CHOW
C. GU
W. LU
R. MAURIELLO
S. SU

UNIVERSITY OF CENTRAL FLORIDA
DEPARTMENT OF MECHANICAL, MATERIALS AND AEROSPACE
ENGINEERING
ORLANDO, FLORIDA 32816-2450

AUGUST 1998

INTERIM REPORT FOR 08/01/97 - 07/31/98

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION IS UNLIMITED

PROPELLSION DIRECTORATE
AIR FORCE RESEARCH LABORATORY
AIR FORCE MATERIEL COMMAND
WRIGHT PATTERSON AFB, OH 45433-7251

19990701 054

NOTICE

WHEN GOVERNMENT DRAWINGS, SPECIFICATIONS, OR OTHER DATA ARE USED FOR ANY PURPOSE OTHER THAN IN CONNECTION WITH A DEFINITELY GOVERNMENT RELATED PROCUREMENT, THE UNITED STATES GOVERNMENT INCURS NO RESPONSIBILITY OR ANY OBLIGATION WHATSOEVER. THE FACT THAT THE GOVERNMENT MAY HAVE FORMULATED OR IN ANY WAY SUPPLIED THE SAID DRAWINGS, SPECIFICATION, OR OTHER DATA, IS NOT TO BE REGARDED BY IMPLICATION, OR OTHERWISE IN ANY MANNER CONSTURED, AS LICENSING THE HOLDER, OR ANY OTHER PERSON OR CORPORATION; OR AS CONVEYING ANY RIGHTS OR PERMISSION TO MANUFACTURE, USE, OR SELL ANY PATENTED INVENTION THAT MAY IN ANY WAY BE RELATED THERETO.

THIS TECHNICAL REPORT HAS BEEN REVIEWED AND IS APPROVED FOR PUBLICATION.




BRIAN D. DONOVAN
Mechanical Engineer
Power Generation & Thermal Branch



SCOTT RUBERTUS
Acting Chief
Power Generation & Thermal Branch

FOR THE COMMANDER


JOE MCNAMEE, Major, USAF
Acting Chief, Power Division

IF YOUR ADDRESS HAS CHANGED, IF YOU WISH TO BE REMOVED FROM OUR MAILING LIST, OR IF THE ADDRESSEE IS NO LONGER EMPLOYED BY YOUR ORGANIZATION PLEASE NOTIFY AFRL/PRPG, WRIGHT-PATTERSON AFB OH 45433-7251 TO HELP MAINTAIN A CURRENT MAILING LIST.

COPIE OF THIS REPORT SHOULD NOT BE RETURNED UNLESS RETURN IS REQUIRED BY SECURITY CONSIDERATION, CONTRACTUAL OBLIGATIONS, OR NOTICE ON A SPECIFIC DOCUMENT.

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188
<p>Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.</p>			
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AND DATES COVERED	
	August 1998	INTERIM 08/01/97 - 07/31/98	
4. TITLE AND SUBTITLE		5. FUNDING NUMBERS	
Cryo Power and Heat Transfer		C F33615-96-C-2681 PE63218C PR1651 TA01 WU06	
6. AUTHOR(S)		8. PERFORMING ORGANIZATION REPORT NUMBER	
L.C. Chow C.B. Gu W.F. Lu R.J. Mauriello S. Su			
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)		8. PERFORMING ORGANIZATION REPORT NUMBER	
University of Central Florida Mechanical, Materials and Aerospace Engineering Dept. Orlando, FL 32816-2450			
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)		10. SPONSORING / MONITORING AGENCY REPORT NUMBER	
Propulsion Directorate Air Force Research Laboratory Air Force Materiel Command Wright Patterson AFB, OH 45433-7251 POC: Brian Donovan AFRL/PRPG (937) 255-6241		AFRL-PR-WP-TR-1998-2130	
11. SUPPLEMENTARY NOTES			
12a. DISTRIBUTION / AVAILABILITY STATEMENT		12b. DISTRIBUTION CODE	
Approved for public release; distribution is unlimited			
13. ABSTRACT (Maximum 200 words)			
<p>Numerous advantages of operating electronics at cryogenic temperatures are the main motivation for the present study. The foremost problem in electronic cooling is to achieve high heat flux removal capacity within confined spaces. Therefore, our focus is to investigate the heat transfer characteristics of several cooling techniques that hold such promise. The heat generated from a 9x9-heater array was removed by liquid nitrogen pool boiling. The orientation and space limitation of the array were varied to explore their effects on the critical heat flux (CHF) value. Heat transfer with cold gaseous nitrogen and liquid nitrogen from in-line discrete heat sources were also investigated. The operating characteristics of power metal-oxide-semiconductor field-effect transistors (MOSFETs) were simulated using a semiconductor device modeling and simulation software package. Simulations were performed at room temperature and liquid nitrogen temperature. It was demonstrated both experimentally and numerically that the on-resistance of a power MOSFET decreases significantly as the device temperature decreases. Such a decrease leads to a considerable reduction in heat dissipation inside the MOSFET device. Another important advantage of operating a MOSFET device at cryogenic temperatures is that the internal thermal resistance of the device decreases as well. All these improvements significantly enhance the switching performance of power MOSFETs at high frequencies as the operating temperature decreases.</p>			
14. SUBJECT TERMS			15. NUMBER OF PAGES
Cryogens, immersion boiling, convective boiling, power MOSFET, low-temperature electronics, device simulation			105
			16. PRICE CODE
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLASSIFICATION OF ABSTRACT	20. LIMITATION OF ABSTRACT
unclassified	unclassified	unclassified	SAR

Table of Contents

LIST OF FIGURES.....	V
LIST OF TABLES.....	VIII
NOMENCLATURE	IX
1. INTRODUCTION	1
2. POOL BOILING CHF OF A HEATER ARRAY IN LIQUID NITROGEN.....	5
2.1 INTRODUCTION	5
2.2 EXPERIMENTAL SETUP AND PROCEDURE.....	6
2.3 EXPERIMENTAL RESULTS AND DISCUSSION.....	8
2.3.1. <i>Effects of Spacing Distance</i>	8
2.3.2. <i>Effects of Orientation Angle</i> :	8
2.3.3. <i>Comparison of single heater and a heater array</i>	9
3. FORCED CONVECTIVE BOILING IN LIQUID NITROGEN FROM DISCRETE HEAT SOURCES	12
3.1 INTRODUCTION	12
3.2 HEAT TRANSFER FROM CRYOGENIC GASEOUS NITROGEN FOR DISCRETE HEATERS	12
4. MOSFET SIMULATION AND FABRICATION.....	19
4.1 INTRODUCTION	19
4.2 POWER MOSFET PHYSICAL AND OPERATING CHARACTERISTICS	20
4.2.1 <i>Physical Construction of the Power MOSFET</i>	20
4.2.2 <i>Operation of the Power MOSFET</i>	21
4.2.3 <i>Threshold Voltage</i>	28
4.2.4 <i>Power MOSFET Transconductance</i>	29
4.3 INTRODUCTION TO ISE-TCAD AND MODELING EQUATIONS.....	30
4.3.1 <i>ISE-TCAD Introduction</i>	30
4.3.2 <i>Modeling Equations of DESSIS-ISE</i>	33
4.4 POWER MOSFET SIMULATIONS AT ROOM AND CRYOGENIC TEMPERATURES.....	39
4.4.1 <i>Cryogenic Conditions on Parameters of the DMOS</i>	41

<i>4.4.2 ISE-TCAD Simulations at Room and Cryogenic Temperatures of Basic Power MOSFET Model</i>	<i>52</i>
<i>4.4.3 Doping Changes and a Comparative Analysis on Operating Parameters.....</i>	<i>60</i>
4.5 POWER MOSFET FABRICATION AND DESIGN CONSIDERATIONS.....	66
<i>4.5.1 Fabrication of the Mask Levels</i>	<i>66</i>
<i>4.5.2 Processing the Power MOSFET.....</i>	<i>67</i>
<i>4.5.3 Diffusion Profile of the Base and Source Regions</i>	<i>69</i>
<i>4.5.4 In-Operability of the Fabricated Device</i>	<i>71</i>
<i>4.5.5 Corrective Actions for Fabrication</i>	<i>71</i>
4.6. CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE WORK	72
5. TESTING OF THE POWER MOSFET	73
<i>5.1 ON-RESISTANCE, INTERNAL THERMAL RESISTANCE AND HIGH POWER APPLICATIONS OF THE MOSFETs.....</i>	<i>73</i>
<i>5.2 FREQUENCY RESPONSE FROM THE MOSFETs.....</i>	<i>79</i>
<i>5.3 EXPERIMENTAL DEMONSTRATION OF VARIOUS THERMAL MANAGEMENT TECHNIQUES ON MOSFETs.....</i>	<i>83</i>
6. REFERENCES	85
APPENDIX	88
<i>APPENDIX A CONSTANTS USED IN DESSIS COMMAND FILE</i>	<i>88</i>
<i>APPENDIX B ISE-TCAD MDRAW COMMAND FILE OF THE POWER MOSFET.....</i>	<i>90</i>
<i>APPENDIX C PROCESS PROCEDURE</i>	<i>92</i>

LIST OF FIGURES

Figure 2.1	Experimental Setup	7
Figure 2.2	Heater Module Support	7
Figure 2.3	Heater Array	7
Figure 2.4	Effects of Spacing Distance and Orientation angle on CHF of a 3x3 Heater Array	9
Figure 2.5	Effect of Spacing Distance on CHF of a Heater Array	9
Figure 2.6	Comparison of CHF of Single Heater and Heater Array	11
Figure 3.1	Gas Nitrogen Heat Transfer with One Heater, $U=0.6 \text{ m/s}$	14
Figure 3.2	Single Heater with Gas Nitrogen, $U=0.4 \text{ m/s}$	15
Figure 3.3	Three Heaters with Gas Nitrogen, $U=0.6 \text{ m/s}$	16
Figure 3.4	Three Heaters with Gas Nitrogen, $U=1.1 \text{ m/s}$	16
Figure 3.5	Linear Regression Result	18
Figure 4.2.1	Cross-section of Power MOSFET Showing Resistance of Each Section	21
Figure 4.2.2	Cross-section of DMOS Showing Design Dimensions	24
Figure 4.2.3	Band Gap at the Silicon-Silicon Oxide Interface Showing Inversion State	29
Figure 4.4.1	Cross-section of the DMOS Using MDRAW-ISE	41
Figure 4.4.2	Plot of Band Gap and Band Gap Narrowing Effects at Different Concentrations Versus Temperature	43
Figure 4.4.3	Plot of Effective Intrinsic Concentration Versus Temperature With Varying Concentration	43
Figure 4.4.4	Plot of the Ratio of Ionized Donors to Total Available Donors Versus Temperature	45

Figure 4.4.5	Plot of Doping Dependent Mobility Versus Temperature at Each Dopant Region	47
Figure 4.4.6	Plot of Dopant Dependant Mobility Versus Dopant Concentration at 77K and 300K for Both <i>n</i> and <i>p</i> Type Dopants	48
Figure 4.4.7	Plot of Three Regions of DMOS Mobility Versus Temperature	50
Figure 4.4.8	Plot of Specific On-Resistance Versus Temperature	51
Figure 4.4.9	Plot of Specific On-Resistance Versus Breakdown Voltage at 77K and 300K	52
Figure 4.4.10	Plot of Threshold Voltage at 77K and 300K	53
Figure 4.4.11	Plot of Electron Mobility Across the Gate at 77K and 300K	54
Figure 4.4.12	Plot of Drain Voltage Versus Drain Current at $V_g=3V$ at 77K and 300K	55
Figure 4.4.13	Cross-section Showing Electron Current Density at 77K and 300K	56
Figure 4.4.14	Plot of Electron Current Density Along the X-axis	57
Figure 4.4.15	Plot of Drift Region Mobility Across the Device	58
Figure 4.4.16	Plot of Drain Current Versus Drain Voltage at 3V and 4V For 77K and 300K	59
Figure 4.4.17	Plot of Drain Current Versus Drain Voltage for Breakdown Voltage Comparison	60
Figure 4.4.18	Plot of Drain Voltage Versus Drain Current at 77K with Varying Epi-Layer	62
Figure 4.4.19	Cross-section of Device at 77K Showing Increased Current Density	63
Figure 4.4.20	Plot of Breakdown Voltage by Varying Epi-Layer Concentration	63
Figure 4.4.21	Plot of Drain Current Versus Drain Voltage by Varying Base Concentration	64
Figure 4.4.22	Plot of Threshlod Voltage by Varying Base Concentration	65

Figure 4.4.23	Plot of Electron Current Density Across the Inversion Channel	65
Figure 4.5.1	Overhead of Power MOSFET Mask Configuration	68
Figure 4.5.2	Plot of Diffusion Profiles	70
Figure 5.1	Experimental Setup	73
Figure 5.2	Vertical Power MOSFET	74
Figure 5.3	On-resistance Versus Temperature	77
Figure 5.4	Spray Cooling of Power MOSFET	78
Figure 5.5	MOSFET Response Test Circuit	81
Figure 5.6	Switching Characteristics	82
Figure 5.7	MOSFET Thermal Failure Under Air Free Convection	83
Figure 5.8	Liquid Nitrogen Pool Boiling of MOSFET Under High Heat Dissipation	84

LIST OF TABLES

Table 2.1	Minimum Allowable Spacing of Heater Array	8
Table 2.2	CHF of the Heater Array in Liquid Nitrogen	10
Table 3.1	Physical Properties Obtained for Gaseous Nitrogen	17
Table 5.1	Circuit Resistance	76
Table 5.2	On-Resistance Under Various Temperatures	76

NOMENCLATURE

A	area
A_v	vapor column area of a unit boiling cell
A_w	area of a unit heated surface
CHF	critical heat flux, $\text{W/cm}^2\text{s}$
D_H	hydraulic diameter based on wetted perimeter
D_0, D_1, D_2	diffusion coefficient
h_{fg}	latent heat of vaporization
H	flow channel height
g	gravitational constant
k	thermal conductivity
LN2	liquid nitrogen
N	concentration of the silicon wafer, cm^{-3}
q''	heat flux, $\text{W/cm}^2\text{s}$
q''_c, q''_{CHF}	same as CHF
Re	Reynolds number
s	spacing, mm
T_w, T_{wall}	surface temperature of heater, K
$T_{\text{sat}}, T_{\text{LN2}}$	saturation temperature of liquid, K
u	flow velocity
u^+	dimensionless velocity
We	Weber number
x	predep (m)
y^+	dimensionless wall coordinate
z	net profile at junction depth, cm
ΔT	$T_w - T_{\text{sat}}$, K
θ	heater orientation, degree

1. INTRODUCTION

The future of high temperature superconductors (HTS) and low temperature metal-oxide-semiconductor field effect transistors (MOSFETs) electronics holds a great deal of promise. The numerous benefits of operating electronics at low temperature have been realized. For one, the circuits operate faster, semiconductors switch more rapidly and the number of thermally-induced device failures decrease. Also the noise-to-signal ratios drop. These advantages are usually associated with cryogenic operating temperatures. It is also in this temperature range that the thermal and electrical conductivityies of common circuit materials, such as copper and silicon, are maximized. Liquid nitrogen (LN₂) is a relatively inexpensive and dielectric cryogenic coolant whose boiling point (77.3 K at 1 atm) falls into this temperature range. In some cases, when the cryogen is used as the heat transfer fluid, the size and weight of the onboard electronics can be reduced by an order of magnitude. However, the successful application of the cryogenic cooling to electronics requires that the appropriate heat transfer characteristics be known.

The primal thermal management techniques for low temperature operations are pool boiling (immersion cooling), forced convective boiling (or flow boiling), spray cooling and jet impingement cooling. This report is the second annual report for the contract F33615-96-C-2681. It focuses on heat transfer issues in pool and flow boiling of power MOSFETs, as well as the temperature effects on MOSFET operation itself.

Pool boiling in LN₂ has a reasonable maximum heat flux removal capacity. It is the easiest to apply in electronic cooling. The effects of chip orientation and space limitation on heat transfer have been reported partially in our last annual report. More detail experiments have been carried out on this subject. In addition, chip dimension has been identified as another important geometric factor that has significant effect on the heat transfer. This report summarizes the continuation efforts on the project.

Flow boiling from an array of discrete heat sources in LN₂ has remarkable higher critical heat flux (CHF) value compared to pool boiling. A semi-empirical flow boiling model for predicting CHF and macrolayer thickness has been presented in the last year's report. Our efforts move to the direction of more detail studies in the subject. For example, the electronic packages are not always installed horizontally. The orientation effect on the heat transfer

characteristics of liquid nitrogen will be investigated. In addition, the electronic devices are not mounted flush to the circuit boards. Our previous research indicates that the protrusion and recess of the heated source have significant consequences on the CHF¹ values for the liquid of FC-72. Similar effects on liquid nitrogen flow boiling are expected.

On the topic of temperature effects on electronic devices operation, one of the more commonly used power electronic devices is called MOSFET. It is also called the Double Diffused Vertical MOSFET (DMOS). For power applications, this makes an excellent choice due to its short channel length, high breakdown voltage and high current capabilities. In contrast to the lateral MOSFET, the channel length (L) of the DMOS is determined by the width of the lightly doped P region and the imbedded highly doped N^+ regions. The advantages of operating DMOS at low temperature include an increase in electron mobility, increase in transconductance, and decrease in drain-to-source resistance.

The present work explores the operating characteristics of a power MOSFET under cryogenic conditions. The computer-generated model of the device was simulated using the semiconductor device modeling and simulation package from Integrated System Engineering (ISE) TCAD. Simulations of the device were performed for a range of parameter extraction results, and a comparison was performed of the simulated device at room temperature (300 K) and liquid nitrogen temperature (LNT=77 K).

We first utilized the modeling equations and analyzed the important parameters at 300 K and at 77 K. Then the base model of the power MOSFET was simulated under a variety of conditions. This report presents the simulation results of the power MOSFET at 300 K and 77 K. Then we change doping concentrations of key regions of the power MOSFET and compare the characteristics of each device to the base model.

Design and fabrication of the power MOSFET were attempted in the Class-100 clean-room facility at the University of Central Florida. This report describes the processes and the concentration distribution profiles. The DMOS fabricated by thermal deposition did not perform as expected. An ion implantation is currently carried out to fabricate the MOSFET.

The operating characteristics of power MOSFETs supplied by the Harris Corporation are studied using various cooling techniques. The intent of this study is a concentrated analysis of

drain to source resistance of the power MOSFET. This report demonstrates by experiment and theoretical derivation that the on-resistance decreases significantly when the operating temperature decreases. Such a decrease leads to a considerable reduction in heat generation inside the MOSFET device. Another important advantage of operating MOSFET devices under cryogenic temperature is that the thermal resistance of the device decreases. The thermal conductivity of silicon material increases about nine times when the temperature decreases from 295 K to 77 K (148 W/mK to 1340 W/mK). This will significantly decrease the internal thermal resistance of a MOSFET device. The junction temperature is the parameter under which all the characteristics of MOSFET should be evaluated. When the MOSFET is operating under an extremely high power condition, the junction temperature can be kept at a reasonable temperature only if the internal thermal resistance is small. Our research proposes a simple method to determine the internal thermal resistance under any power and any operating temperature. The experiment found that at liquid nitrogen temperature (77 K), the internal thermal resistance drops to 1/5 of that at room temperature (295 K).

The ability of the power MOSFET to cycle off and on at a high frequency is directly related to the classical small signal approximation of the gate to drain and gate to source capacitance (C_{gd} and C_{gs}) respectively. However, C_{gd} and C_{gs} are controlled by the permittivity of the oxide layer (ϵ_{ox}) and also the thickness of the oxide. These parameters are relatively independent of temperature. Another group of junction capacitance is the source-body (C_{sb}) and drain-body (C_{db}) capacitance. C_{sb} and C_{db} are proportional to the source and drain junction areas in the power MOSFET and also proportional to

$$\sqrt{\frac{2\epsilon_{si}}{(\phi_{bi} + V)qN_a}} \quad (1.1)$$

where ϕ_{bi} is the built-in junction potential and V is the reverse bias voltage between the source or drain and the substrate. As the temperature decreases, ϕ_{bi} will also decrease because ϕ_{bi} is proportional to the intrinsic concentration of the material. Also, associated with cryogenic cooling is the decrease in the total on-resistance of the device. As a result, with cryogenic cooling, as the device cycles on and off, the RC time constant required for the device to go from

enhancement to depletion and back is greatly reduced. This report demonstrates these effects as a comparison is performed between room temperature and liquid nitrogen temperature.

2. POOL BOILING CHF OF A HEATER ARRAY IN LIQUID NITROGEN

2.1 Introduction

Various researchers have pointed out that operating electronics at low temperatures has many advantages such as faster circuits, more rapid semiconductor switching, reduction in thermally-induced failures and increased signal-to-noise ratio. For example, at cryogenic temperature the resistance of MOSFETs can drop by a factor of 10-15 at low drain currents and a factor at the rated drain current compared to room temperature. These benefits are usually associated with temperatures between 10 K and 100 K. It is also in that range that the thermal and electrical resistance of common circuit materials like copper and silicon are minimized. Liquid nitrogen has a boiling point of 77.3 K at one atmosphere that falls into the temperature range. Comparing to the other cryogens like CO, F₂, H₂ and O₂, liquid nitrogen is relatively inexpensive and does not have the undesirable characteristics such as toxicity, corrosive and/or fire hazards. It is a suitable coolant for cryogenic cooling. When using liquid nitrogen as a coolant of electronic devices, its heat transfer characteristics and maximum heat transfer limits should be known.

This study is a part of an ongoing attempt to develop the quantitative descriptions of the heat transfer characteristics of liquid nitrogen. The purpose of the study is to find the maximum heat transfer rate per unit area of liquid nitrogen in pool boiling heat transfer mode. The pool boiling heat transfer mode is the easier way to be used in cryogenic cooling of electronic devices. The maximum heat transfer rate a liquid could be removed from a heated surface in boiling heat transfer mode is called the critical heat flux (CHF). CHF is mainly affected by liquid properties, geometric configurations and surface physical conditions of heated area. This research effort focuses on the interacting effects of the orientation of heater surface in the gravitational field and the space confinement over the heater surface upon the pool boiling CHF in liquid nitrogen. In section two of the last annual report, we have presented the study results about the effects of

orientation and confinement upon CHF for a single heater in liquid nitrogen pool boiling. In this report we will present further study on these important effects for a 3 x 3 heater array.

2.2 Experimental Setup and Procedure

The experimental setup (Figure 2.1) was redesigned and built to enable the heater module to continuously rotate from 0° to 180°. The spacing plate in front of the heater surface (see Figure 2.2) can be adjusted from 0 to 10 mm. The heater module consists of nine heaters (1 cm x 2 cm) arranged as a 3 x 3 array (Figure 2.3). Each heater has a similar sandwich construction. An oxygen-free copper heater block with a K-type thermocouple inserted and fixed at its center is soldered unto a ceramic substrate that has a thin resistor film deposited on its opposite face. Nine heaters were mounted flush to an arcylic block that serves as the base for the heater, as well as an insulator.

The power input to each of the heaters can be individually controlled. All data, such as heater temperatures, liquid temperatures and power dissipation, was collected by a computer-controlled data acquisition unit. The detailed description of the whole experimental system can be found in the last annual report.

Before collecting each set of data, the heater module was set at a specific orientation angle and a specific distance of the spacing plate. The heater surfaces were cleaned with dilute hydrochloric to remove any oxides. Experiments were conducted at varying heat fluxes by changing the voltage output of the power supply. After the temperatures of the heaters reached steady state for a fixed heat flux, the data was recorded and saved on files and the heat flux was increased. The flux was increased again when the heater temperature restabilized. The process was repeated until the CHF was reached on any one of the nine heaters. At the moment, a rapid increase in the heater temperature would appear for a small step of increase in the heat flux. The




Figure 2.1 Experimental Set up




Figure 2.2 Heater Module Support




Figure 2.3 Heater Array

power to the heaters was immediately shut off upon observing the temperature excursion. The maximum heat flux recorded is the critical heat flux correspondent to the specific orientation angle of the heater module and the specific spacing distance of the confinement.

In the experiments, the orientation angle θ changes from 0° to 180° and the spacing distance s changes from 0 to 6 mm. The angle 0° is the case that the heater surface is horizontal and faces up. The angle 180° is the case the heater surface is horizontal and faces down. The 90° is the case the heater is vertical in the gravity field. The spacing s is the distance from the heater surface to the spacing plate that is parallel to the heater surface. Experiments were conducted with one single heater, one 3x1 column and the whole 3x3 heater array separately.

2.3 Experimental results and discussion

Experimental results of CHF under the various conditions are summarized in Figure 2.4 to Figure 2.6 and Table 2.1. Figure 2.4 shows that its orientation angle and the spacing distance influence CHF of the heater array. The relation among them looks complicated.

2.3.1. Effects of Spacing Distance

Generally, a confined space in front of heater array will make its CHF decrease. The closer the spacing plate is to the heater surface, the less the CHF is of the heater. As the spacing increases, the CHF increases. However, if the spacing s is greater than a specific value for a specific orientation angle θ , further increasing of the spacing distance will not result in a significant increase in CHF. We can call this spacing distance as the minimum allowable spacing distance S_m . When the spacing distance s is less than S_m and decreases, the critical heat flux of the heater array dramatically decreases. In practice, this is the situation a designer wants to avoid. Table 2.1 lists out the value of S_m for the different angles.

Table 2.1 Minimum Allowable Spacing of Heater Array

Heater Angle, deg.	0	30	60	90	120	150	180
S_m , mm	7	6	5	3.5	3	2	2

2.3.2. Effects of Orientation Angle:

CHF of the heater array changes with its orientation angle in a different style for different spacing distances. For the cases with a small s ($s < 2$ mm), the maximum CHF occurs at $\theta = 90^\circ$. CHFs at $\theta = 0^\circ$ and at $\theta = 180^\circ$ are almost the same and the curves are almost symmetrical about the line $\theta = 90^\circ$. In the range of s from 2 mm to 4 mm, the maximum CHF of the heater occurs at $\theta = 90^\circ$ still, but the curves are not symmetrical anymore. Heaters facing up take an advantage from the buoyancy effect. When the spacing distance is greater than 5 mm, CHF of the heater array in the horizontal position ($\theta = 0^\circ$) is about 10% higher than in the vertical position ($\theta = 90^\circ$).




Figure 2.4 Effects of Spacing Distance and Orientation angle on CHF of a 3x3 Heater array




Figure 2.5 Effect of Spacing Distance on CHF of a Heater Array

2.3.3. Comparison of single heater and a heater array.

Figure 2.6 shows the CHF of a single heater, a 3x1 single heater column, and the 3x3 heater array. At $\theta = 0^\circ$, CHF of a single heater is about 10% larger than CHF of the heater array. At the vertical position, the single heater did not show a larger CHF comparing to the 3x1 column and the 3x3 array.

Angle	CHF of LN2 pool boiling, W/cm ²															
	Spacing = 0.5 mm				Spacing = 1 mm				Spacing = 1.5 mm				Spacing = 2 mm			
	1	3x1	3x3		1	3x1	3x3		1	3x1	3x3		1	3x1	3x3	
0			2.3		3.2	3.1	3.1		5.8	5.5	4.5		8.7	8.5	7	
30			3.5		11.9	12	11.3		15.1	15.3	14.8		18.5	18.5	17.6	
60			4.2		12.7	12.6	12.8		16.8	16.7	16		19.1	18.7	18.8	
90			4.7		12.6	12.7	13		17	17.1	17.2		19.1	19.3	20	
120			3.8		10.6	11.5	12.3		15	15.2	15.1		18.1	18	18.1	
150			2.9		9.6	9.8	10.6		13	13.4	13		15.2	15.9	16.2	
180			1.8		1.7	1.8	2.5		5.1	4.6	4		6.3	6.9	6.7	
Angle	Spacing = 3 mm				Spacing = 4 mm				Spacing = 5 mm				Non Spacing			
	1	3x1	3x3		1	3x1	3x3		1	3x1	3x3		1	3x1	3x3	
0	13.5	14	13		27.8	25.2	23.5		28.3	27.3	27.2		28.5	27.3	27.2	
30	20.3	20.2	20		24.2	24.2	23.8		26.9	26.2	26.4		26.9	26.2	26.4	
60	20.7	20.8	21		24.4	23.8	24		25	25.2	25.7		25	25.2	25.7	
90	21.7	21.6	22		24.4	24.1	24.3		24.5	24.5	24.7		24.5	24.5	25.1	
120	19.4	19.1	19.7		21.3	21.1	21		21.3	21.4	21.9		21.3	21.4	21.9	
150	16.6	16.5	17		16.7	16.8	17.3		16.7	16.8	17.3		16.7	16.8	17.3	
180	6.7	7	6.9		8	7.8	8		8	7.8	8		8	7.8	8	

Table 2.2 CHF of the Heater Array in Liquid Nitrogen




Figure 2.6 Comparison of CHF of Single Heater and Heater Array

3. FORCED CONVECTIVE BOILING IN LIQUID NITROGEN FROM DISCRETE HEAT SOURCES

3.1 Introduction

This task mainly focuses on the research performed on forced convective boiling heat transfer from a discrete source in a rectangular flow channel using liquid nitrogen. This topic is relevant to the direct immersion cooling of electronics by a dielectric fluid. Direct immersion offers the effectiveness in heat transfer result and simplicity in design implementation. Cryogenic cooling using direct immersion technique is becoming the hot topic in the electronic industry not only because of all the advantages in direct immersion, but also because the cryogenic operation temperature enables the electronic chips to function faster and more accurately. Liquid nitrogen is the favorable working fluid in the applications since it is an economic, nontoxic, environment-safe and dielectric cryogen.

The experimental study is dedicated to the effects of heater orientation on convective boiling. Aside from the two-phase heat transfer study, experiments with gaseous nitrogen were conducted first.

3.2 Heat Transfer from Cryogenic Gaseous Nitrogen for Discrete Heaters

Air cooling is the most widely applied heat removal technique in the electronic industry. Up to now, most electronic devices are still cooled by air. The fact that air is the most abundant natural coolant on earth makes it extremely attractive to design engineers. When the heat fluxes generated from the chips and electronic sensors are low, air-cool is the primary choice. There is

no need to bring extra coolant, no piping and pumping system required, and furthermore, air is a natural dielectric fluid.

As the electronic circuits are getting more and more powerful and more integrated, heat flux increases rapidly. Many complicated designs of extended surfaces or fins can be seen in many electronic instruments. In the early 1990s, when the computer chip giant company Intel® first introduced the next generation central process unit (CPU) chip Pentium™ for personal computers, it had the same size as the previous chip Intel 486. However, it was almost twice as powerful as the 486 chip. The Pentium™ chip had intensive sets of fins from the surface of the chip, some of them have fins about 1.5 to 2 inches long. Some electronic circuits have more complex extended surface to enhance the heat transfer. It is not long before the designers have to realize that the natural convection cooling with air can no longer remove the heat from the electronic devices. Various designs of forced convection air cooling have been developed. Now, almost all Pentium chips in personal computers have computer cooling fans, and most chips have the cooling fans as well as some heat sinks, such as fins installed at the same time. Many more complicated flow designs have been developed to handle the forever-increasing heat flux.

Research of the gaseous nitrogen cooling is also very important in liquid nitrogen two-phase boiling cooling. The liquid nitrogen has saturation temperature of -196 °C. It is always stored in cryogenic cylinders or dewars. The target of cooling — electronic devices are usually under room temperature, which is around 25 °C. There exists more than a 200-degree temperature difference between the coolant and the devices. Sudden exposure of the electronic devices to the cryogenic circumstance will crack the housing of the circuits and damage the devices due to the thermal stress caused by the drastic temperature drop.

As described in our last annual report, the experimental setup proves that the system will suffer severe physical damage if the liquid nitrogen is flushed into the system too quickly. The experimental setup took about 5 to 6 hours to pre-cool to about -180 °C by cold nitrogen gas before the liquid nitrogen began to enter the system. So using nitrogen gas to prepare the system ready for liquid nitrogen boiling cooling is a necessary and important step.

When the system is in the stage of gaseous nitrogen cooling preparing for the cryogen, it does not mean that the system is in a kind of waiting period, when none of the electronic circuits can work. Instead, since air is 78% nitrogen, nitrogen gas is believed capable of removing the same amount of heat as can be removed by force convection air cooling.

The experimental setup is the same as the one used in the liquid nitrogen cooling. The gas nitrogen was supplied from the liquid nitrogen dewar. The construction configuration of the cryogenic dewar determines that there is nitrogen in saturation state. The constant evaporation from liquid nitrogen to gas nitrogen keeps the dewar at the cryogenic temperature. As the gas nitrogen is being withdrawn from the dewar, liquid nitrogen keeps evaporating into the gas phase such that the pressure and the temperature inside the dewar is always constant no matter what operation is on-going. This means that a lot of gas phase nitrogen is available from the dewar before the liquid cryogen comes out.

Figure 3.1 shows single heater heat transfer characteristics when the gas flow velocity was 0.6 m/s. The heater dimension was 0.8 x 0.5 inch.




Figure 3.1 Gas Nitrogen Heat Transfer with 1 Heater, $U=0.6$ m/s.

The heat transfer coefficient was constant (about 240 W/m^2) over the wall superheat temperatures ranging from 0 to 40°C , while the flow velocity was 0.6 m/s . The temperature of the gaseous nitrogen was -50°C .

Figure 3.2 shows the heat transfer curve when the gas flow velocity was a little lower than Figure 3.1. The heat transfer coefficient dropped to about 200 W/m^2 . Figure 3.3 and Figure 3.4 regard the situations when three heaters were switched on. All tests show very good linear trends of the heat fluxes vs. wall super heat. This means that the heat transfer coefficients remain almost constant with respect to the heat flux and wall temperature for all cases. In Figure 3.3, where all three heaters were generating heated energy, the heat transfer coefficient was about 220 W/m^2 , very close to that obtained from Figure 3.1. The gaseous nitrogen flow rates in Figure 3.3 and Figure 3.1 were the same, which indicates that the flow velocity is the dominant factor that affects the heat transfer coefficient. Figure 3.4 illustrates the situation when three heaters were switched on under a relatively higher gaseous nitrogen flow rate. Similar to Figure 3.3, the data from the upstream, middle and the downstream heaters are very close to one another. It implies that in the single-phase heat transfer scenario, the upstream heater has no significant effect on the heat transfer condition of the downstream heater.




Figure 3.2 Single Heater with Gas Nitrogen, $U=0.4 \text{ m/s}$




Figure 3.2 Three Heaters with Gas Nitrogen, $U=0.6$ m/s




Figure 3.3 Three Heaters with Gas Nitrogen, $U=1.1$ m/s

The heat transfer from discrete heated sources is very different from that of continuous heating tubes or plates. The correlations derived from continuous heating tubes or plates cannot be employed in this case. An empirical correlation is introduced following the experiments with gaseous nitrogen. The flow velocity ranges from 0.6 to almost 1.0 m/s. Assuming the heat transfer correlation for the non-circular cross-section tube flow with discrete heated sources has the same format as the correlation for the continuous heating tube, then:

$$Nu_D = C \cdot Re^m \cdot Pr^n \quad (3.1)$$

The following physical properties can be obtained [1].

Table 3.1 Physical Properties for Gaseous Nitrogen

k (W/mK)	0.023
α (m ² /s)	11.5×10^{-6}
Pr	0.72
D _H (mm)	10.16

Taking the logarithmic form of both sides of equation 3.1, it yields:

$$\ln(Nu) = \ln C + m \ln(Re) + n \ln(Pr) \quad (3.2)$$

The constants can be found by the method of linear regression analysis (Figure 3.5):




Figure 3.4 Linear Regression Result

The correlation found from this experimental research gives:

$$Nu_D = 2.2 Re_D^{0.62} Pr^{0.33} \quad (3.3)$$

where the subscript D stands for hydraulic diameter of the non-circular tube.

Compared to the result (equation 3.4) derived from continuous heating tubes, the Nu number is smaller than those obtained from equation 3.3:

$$Nu_D = 0.023 Re_D^{0.8} Pr^{0.33} \quad (3.4)$$

Equation 3.3 is only valid in a small range of flow velocities.

4. MOSFET SIMULATION AND FABRICATION

4.1 INTRODUCTION

Silicon power MOSFETs are important semiconductor devices used in a variety of high frequency power switching applications. These include power converters, telecommunication systems, lighting applications and medical electronics [2]. Power MOSFETs are also an integral part of high power silicon devices because of high input impedance, low forward voltage drop, and high switching speeds. In addition, advanced microwave applications utilize cryogenic systems for improved immunity to noise [3].

Over the last several years, low temperature studies on power MOSFETs have concluded that these devices make a very suitable choice for cryogenic conditions. Operating power MOSFETs at cryogenic temperatures will lower the overall resistance of the device, as well as increase both electron mobility and the transconductance of the device [4].

The present work explores the operating characteristics of a power MOSFET under cryogenic conditions. The computer-generated model of the device was simulated using the semiconductor device modeling and simulation package from Integrated System Engineering (ISE) TCAD. Simulations of the device were performed for a range of parameter extraction results, and a comparison was performed of the simulated device at room temperature (300 K) and liquid nitrogen temperature (77 K).

This section discusses the MOSFET concept and provides a brief comparison of the Power MOSFET to that of the conventional MOSFET. It also introduces ISE-TCAD software and the physical models used in its simulation and analysis. The programs incorporated into TCAD are then explained and a summary of the overall device is developed. Section 4.4 is arranged into three parts in that it first utilizes the modeling equations and analyzes these important parameters at 300 K and at 77 K. We simulate the base model of the power MOSFET under a variety of conditions, present the tests performed, and also a variety of parameters are extracted for the Power MOSFET at 300 K and 77 K. Then, we change doping concentrations

of key regions of the power MOSFET and compare the characteristics of each device to the base model.

Section 4.5 includes an attempt to design and fabricate the power MOSFET using the Class 100 clean room facility at the University of Central Florida. It describes the processes used, concentration distribution profiles, and a discussion on why the DMOS did not perform as expected. An ion implantation is currently carried out to fabricate the MOSFET.

4.2 POWER MOSFET PHYSICAL AND OPERATING CHARACTERISTICS

For power applications, the current handling capabilities of a conventional (lateral) MOSFET will not suffice. Therefore, the development of the power MOSFET was introduced to combat the situations of high current flow and power dissipation.

4.2.1 Physical Construction of the Power MOSFET

In contrast to the lateral MOSFET, a single diffused source and drain device, the power MOSFET (referred to as DMOS) is a double diffused device with the source and gate on the top of the substrate and the drain arranged on the backside of the substrate. Three distinct regions of the DMOS exist, the lightly doped n^- epitaxial layer, the p -type body region and the more heavily doped n^+ source region as shown in Figure 4.2.1. Vertical current flow is vital in a power device in order to utilize the silicon effectively and to reduce the device internal resistance to drain current flow [5]. Power devices require large drain and source areas to handle the current and power dissipation. Although first generation power MOSFETs utilized lateral technology, a high channel resistance resulted due to a long channel that was necessary in this type of construction. Modern power devices utilize vertical current flow, and thereby minimizing channel length considerations, an inherently low resistance is achieved.




Figure 4.2.1 Cross-section of Power MOSFET Showing Resistance of Each Section

As previously mentioned, the DMOS is a double diffused process forming the *p*-type body region and *n*⁺ source regions. In the DMOS, the distance between the highly doped source regions and the body regions, as shown in Figure 4.2.1, determine the channel length of the device.

4.2.2 Operation of the Power MOSFET

The basic operation of the DMOS is similar in some ways, but very different in others, to that of the lateral MOSFET. Like the lateral MOSFET, the power MOSFET is a voltage-controlled device whose output current can be controlled using very low gate drive voltage levels. The conductance of a semiconductor depends on the number and mobility of free carriers. Applying an electric field perpendicular to the current flow can modulate the number of free carriers, which directly affects the conductance. The voltage applied through a thin dielectric plate creates the electric field. This concept, which is the basic principle of operation of the Field Effect Transistor (FET), was proposed and patented in the 1920s and 1930s by Lilienfeld in the United States and Heil in England [6]. Forward current flow occurs for positive gate bias voltage of sufficient magnitude to create an inversion layer at the surface of the *p*-base region under the

gate electrode. This inversion layer connects the n^+ source region to the n drift layer and provides a continuous path for the flow of electrons from the source to the drain, with the conventional current flow from the drain to the source. In the p -base region, the flow of electrons is lateral across the channel and vertical across the n^- drift region. This resultant channel is short as designated by the channel length (L) in Figure 4.2.1. Current is then conducted by the electrons from the source through the p -type body region (channel) into the epitaxial (n^-) region and downward into the drain of the DMOS. One concept the reader should notice is that the depletion region between the epitaxial (n^-) region and the p -type body region extends into the lightly doped epitaxial layer and does not spread into the channel, as does a conventional MOSFET. As a result, even with a short channel length, the breakdown voltage of the DMOS can be very high [7].

The DMOS's ability for large current handling capabilities is largely dependent upon the electron mobility of the device and the associated velocity saturation of charged carriers. When the DMOS is exposed to large gate voltages in power applications, a large electric field is created perpendicular to the channel length. The velocity of the charged carriers in turn obtains an upper limit of about 5×10^6 cm/s (electrons). This will result in a constant transconductance in the velocity saturation region of the drain current vs. gate voltage curve [8].

Power MOSFETs can be switched off by reducing the gate bias voltage to zero, that is, by externally shorting the gate electrode to the source electrode. When the gate voltage is removed, the electrons are no longer attracted to the channel and that breaks the conductive path from drain to source. This switching from on-state to off-state takes place rapidly without any delay from minority carrier storage and recombination that are experienced in bipolar devices. This turn-off time is controlled by the rate of removal of the charge on the gate electrode because this charge determines the conductivity of the channel.

There are parasitic $n^+ - p - n - n^+$ bipolar transistors associated with the power MOSFET structure. This parasitic bipolar transistor is kept inactive by shorting the p -base region to the n^+ source regions to the source metal contact. The resistance between the p -base region between the shorts can become large and any lateral current flow in the p -base, due to capacitive currents can lead to forward biasing of the n^+ / p junction at locations remote from the shorts. These currents

can arise from the large time rate of change of voltage on the drain at high frequencies. Forward biasing of the n^+/p junction activates the parasitic bipolar transistor and leads to the initiation of minority carrier transport. This not only can slow down the switching of the power MOSFET but also can lead to second breakdown. Due to the high time rate of change of voltage in the high frequency applications, it is common practice to form the short in every cell and minimize the length of the n^+ source region from the edge of the channel to the short [9].

A conductive path is created across the p -base region underneath the gate by applying a positive voltage at the gate electrode for an n -channel device. The total resistance between the source and drain limits the current flow. This resistance consists of many components, which determines the on-state voltage drop when the device is carrying current. Figure 4.2.2 presents one half of the DMOS structure (due to symmetry), with different components of the total on-resistance shown. The resistance of the n^+ source (R_{n^+}) and substrate (R_{SUB}) regions is negligible for high voltage power MOSFETs that have high drift region resistance [10]. The channel resistance (R_{Inv}) and accumulation layer resistance (R_A) is determined by the conductivity of the thin surface layer induced by the gate bias. These are functions of the charge in the surface layer and the electron mobility near the surface. The drift layer contributes two components to the total on-resistance. The portion of the drift region that comes to the upper surface between the cells contributes a resistance (R_{JFET}) that is enhanced at higher drain voltages due to the pinch-off action of depletion layers extending from adjacent p -base regions. The main body of the drift region contributes a large series resistance (R_D) especially for high voltage devices. The on-resistance of a power MOSFET is the total resistance between the source and drain terminals when the device is turned on. The on-resistance determines the maximum current rating of the device. The power dissipation in the DMOS during current conduction is given by:

$$P = I_D^2 R_{ON} \quad (4.2.1)$$

This expression is based upon the assumption that the power MOSFET is operated in the linear region at a relatively small drain bias during current conduction. The total on-resistance of the power MOSFET is determined by all the resistive components where [9]:

$$R_{ON} = R_{n^+} + R_{Inv} + R_A + R_{JFET} + R_D + R_{SUB} \quad (4.2.2)$$




Figure 4.2.2 Cross Section of DMOS showing Design Dimensions

Resistance Due to the Source Diffusion

Figure 4.2.2 is the DMOS structure cross section, however, here the author has labeled some important physical parameters that are used in the determination of the above mentioned resistance associated with the DMOS. The commonly accepted model of specific source resistance is:

$$R_{n^+,sp} = \frac{1}{2} \rho_{Sn^+} L_{n^+} (L_G + 2m) \quad (4.2.3)$$

Referring to Figure 4.2.2, the term $2m$ is the cell diffusion window and L_G is the length of the gate electrode between the each adjacent cells, L_{n+} is the length of the n^+ source region, ρ_{Sn+} is the sheet resistance of the n^+ diffusion. Also, $(L_G + 2m)$ is the cell repeat spacing and specific on resistance normalizes the resistance to cm^{-2} [9].

Resistance due to the Inversion Channel

The specific on resistance that is due to the inversion channel is given by [9]:

$$R_{Inv,sp} = \frac{L_{ch}(L_G + 2m)}{2\mu_n C_{ox}(V_G - V_{th})} \quad (4.2.4)$$

Here, L_{ch} is the channel length of the device, μ_{nInv} is the inversion region electron mobility, C_{ox} is the oxide capacitance due to the oxide thickness, V_G is the applied gate voltage and V_{th} is the threshold voltage of the device.

Resistance due to Accumulation Layer

Assuming linear cell geometry, the accumulation layer resistance is given by [9]:

$$R_A = \frac{K(L_G - 2x_p)(L_G + 2m)}{2\mu_{nA} C_{ox}(V_G - V_{th})} \quad (4.2.5)$$

This resistance accounts for the current spreading from the channel into the JFET region and is dependent upon the charge in the accumulation layer and the mobility for free carriers at the accumulated surface. The term μ_{nA} is the accumulation region mobility, x_p is depth of the base region diffusion and the factor K accounts for the two dimensional nature of the current flow from the channel into the JFET region via the accumulation layer.

Resistance due to the JFET Region

The resistance of the drift region between the *p*-base diffusions is referred to as the JFET resistance because the current flow resembles that of a junction field effect transistor with the *p*-base regions acting as the gate regions. Here the JFET region resistance is given by [9]:

$$R_{JFET} = \frac{\rho_D(L_G + 2m)(x_p + W_o)}{L_G - 2x_p - 2W_o} \quad (4.2.6)$$

Here the term W_o is the depletion layer extension as seen in Figure 4.2.2 and can be a significant fraction of the gate length L_G . Increasing the gate length can solve this problem, however, this can lead to poor channel density and a reduced cell breakdown voltage.

Resistance due to the Drift Region

In the drift region, the specific resistance is given by [9]:

$$R_{D,sp} = \frac{\rho_D(L_G + 2m)}{2} \ln\left(\frac{L_G + 2m}{L_G - 2x_p - 2W_o}\right) + \rho_D(t - m - x_p - W_o) \quad (4.2.7)$$

where ρ_D is the drift region resistivity . Current spreads into the drift region from the JFET region as shown in Figure 4.2.2. One model to explain the current spreading in the drift region is based on the cross-section of the term a where:

$$a = L_G - 2x_p \quad (4.2.8)$$

With this in mind, the cross-section for the current flow then increases with the depth through the drift region.

The doping concentration of the epitaxial drain region affects the on-resistance of the power MOSFET. The heavier the doping concentration, the smaller the on-resistance becomes. Smaller on-resistance is favored for many switching applications, however, breakdown voltage is sacrificed. Breakdown voltage is also dependent upon epitaxial concentration. For an abrupt junction with doping concentration N , on the lightly doped side, the breakdown voltage of the device is given by:

$$V_{BD} = 5.34 \cdot 10^{13} N^{\frac{-3}{4}} \quad (4.2.9)$$

where V_{BD} is the breakdown voltage of the device for a plane junction and N is the doping concentration in cm^{-3} [11].

Although the junction between the p -type body and n^- epitaxial layer is not planer, the breakdown voltage approaches that of the plane junction. In the forward blocking state, the depletion layer of both ends of the p -body expands into the epitaxial layer beneath the gate oxide and overlap.

Low doping concentrations in the epitaxial layer must be low to maintain high breakdown voltage. However, low doping results in a low current density capability for a given electric field and is likely not to support high levels of channel current due to carrier drift velocity saturation.

Ideal Specific On-Resistance

In the ideal case where the resistance of the n^+ source, n^+ substrate, inversion channel region, accumulation region and the JFET region are negligible, the specific on-resistance of the power MOSFET will then be determined by the drift region alone. In addition, if it is assumed that the current flows uniformly through the drift region without current spreading effects, the resistance of the drift region is referred to as the ideal specific on-resistance for the power MOSFET. For n -channel devices ideal specific on-resistance is:

$$R_{on,sp} = \frac{W_D}{q\mu_n N_D} \quad (4.2.10)$$

where W_D is the width of the drift region conduction, and μ_n is the bulk electron mobility.

4.2.3 Threshold Voltage

The minimum gate voltage that is required to induce a channel is called the threshold voltage. It is an important design parameter for power MOSFETs. If it is large, a high gate bias voltage will be needed to turn on the power MOSFET. This might cause problems with the design of the gate drive circuitry. It is also very important that the threshold voltage not be too low. Due to the existence of trapped charges in the gate oxide, it is possible for the threshold voltage to be negative for *n*-channel power MOSFETs. This is an unacceptable condition because a conductive channel will now exist at zero gate bias voltage, i.e., the device will exhibit normally-on characteristics. Even if the threshold voltage is above zero for an *n*-channel power MOSFET, its value should not be too low because the device can then be inadvertently triggered into conduction. This can occur either by noise signals at the gate terminal or by the gate voltage being pulled up during high speed switching operations. Typical power MOSFET threshold voltages are designed to range between 2 and 3 volts. Threshold voltage can be expressed by:

$$V_{th} = \phi_{ms} - \frac{Q_i + Q_d}{C_{ox}} + 2\phi_f \quad (4.2.11)$$

ϕ_{ms} = work-function of the metal minus the work-function of the semiconductor.

Q_i = the total trapped charges that are associated to the gate oxide material.

C_{ox} = Capacitance due to the oxide layer.

Q_d = Electric charge relating the doping concentration to the depletion width.

ϕ_f = Fermi energy of the *N*-type region at the surface.

In general strong inversion (ϕ_s) occurs when the applied voltage causes the energy band of the semiconductor to bend by $2\phi_f$ where ϕ_f is the Fermi energy of the *n*-region at the surface (See Figure 4.2.3).




Figure 4.2.3 Band Gap at the Silicon-Silicon Oxide Interface Showing Inversion State

4.2.4 Power MOSFET Transconductance

Another very important factor that determines the power MOSFETs operating characteristics is the transconductance of the device. The transconductance is defined as:

$$g_m = \left[\frac{\Delta I_d}{\Delta V_g} \right]_{V_{DS}} \quad (4.2.12)$$

where $\Delta V_{GS} = V_{G3} - V_{G2}$. Another way to analyze this is recalling that drain current in the saturated region is:

$$I_{DS} = \frac{\mu_{ns} C_{ox} Z}{2L} (V_g - V_{th})^2 \quad (4.2.13)$$

and differentiating this with respect to V_g yields:

$$g_m = \mu_{ns} C_{ox} \frac{Z}{L} (V_g - V_{th}) \quad (4.2.14)$$

A large transconductance is desirable to obtain a high current handling capability with low gate drive voltage, and for achieving high frequency response. In the saturated region, the output characteristics are controlled by the gate induced channel characteristics. The transconductance is, therefore determined by the design of the channel and gate structure.

4.3 INTRODUCTION TO ISE-TCAD AND MODELING EQUATIONS

The major focus of this thesis is the simulation and parameter extraction of the Power MOSFET (DMOS). The DMOS was designed and operational simulations were performed using the Technical Computer Aided Design software developed by Integrated Systems Engineering AG (ISE-TCAD). This is a popular semiconductor process, device and circuit simulator used by many major companies in the semiconductor industry. The latest version of ISE-TCAD, version 4.0, incorporates a graphical interface as well as having the ability to edit using a text editor. Both process and device simulations are sequenced in the operational window by utilizing drag and drop icons.

The ISE-TCAD software is a combination of many individual programs, which the user defines, in a particular order. Because ISE-TCAD has so many applications and uses, this discussion will only consider those programs used to design and simulate the operation of the DMOS.

4.3.1 ISE-TCAD Introduction

At the heart of ISE-TCAD is the main the TOOL FLOW EDITOR. The tool flow is in the windows operating environment, GENESISe and is the area of ISE-TCAD where all Process,

Grid, Device and Visualization Tools are located. Generally speaking, any device simulation performed should be kept in the above order.

The first tool used in this simulation is the Grid Editor MDRAW-ISE. MDRAW-ISE is used for two-dimensional grid generation, mesh generation, impurity concentration information and refinement parameters supplied by the designer. MDRAW-ISE provides two major environments: the Boundary Editor and the Doping Editor. If the process simulator is used prior to the grid generation, then all of MDRAW's input parameters are automatically incorporated as a result of masks utilized and the process defined.

The Boundary Editor is a program composed by the user to define the physical dimensions of the semiconductor device to be simulated. These parameters include oxide layers, contacts, and the type of substrate used. Dimensions, in units of microns, are used in a coordinate system starting at a reference point of (0,0) to depict the physical characteristics of the device. In this file the user can assign virtually any commonly used substrate material such as silicon, polysilicon, or gallium arsenide, and any oxide layer such as silicon dioxide or silicon nitride.

Also within MDRAW-ISE is the Doping Editor that is a program used to characterize the profiles of impurity distribution including concentrations, boundaries, and type of impurity used. The Doping Editor can also incorporate Gaussian profiles, error function profiles, constant function profiles, and lateral diffusion. The user can assign dose, standard deviations, and junction depth, to more accurately depict real life conditions of diffusion. Also within this program, the user can define an optional refinement area to be analyzed under tighter dimensions. An example of this is the case of a MOSFET where the channel length is typically a few angstroms thick.

The next phase of the simulation is the operational simulation tool DESSIS-ISE. DESSIS-ISE is used for multidimensional Electro-thermal mixed-mode device and circuit simulation for semiconductor devices. Incorporated into DESSIS-ISE (which is a text editor) is DESSIN-ISE. DESSIN-ISE is the graphical interface for DESSIS-ISE, which consists of eight sections: Electrode, Thermode, File, Interface Conditions, Physics, Plotting, Math and Solve Parameters. Of these, the main emphasis is on the last five listed.

The Interface Conditions section is used to characterize interface charge conditions and recombination velocity. This is an optional section used for the insulation-substrate boundary of a device.

The Physics section is used to describe physical models to be used in the simulation. Here we describe mobility modeling, incorporating such things as doping dependence, high field saturation, and electric fields. The user can also incorporate oxide charge, carrier to carrier scattering, and methods of recombination (including Shockley-Reed-Hall-recombination, Auger recombination, and avalanche generation). Here the user also assigns one of the following keywords: "temperature", "thermodynamic" or "hydrodynamic", which will be used in the DESSIS-ISE program.

The Plotting section is used to designate the variables that are to be solved for in the DESSIS-ISE program and can be observed visually by PICASSO. Virtually, any variable conceived by semiconductor analysis can be observed including conduction current, hole and electron current/density, lattice temperature, electron and hole mobility, lattice temperature, electron and hole Joule temperature.

The Math section is used to specify the numerical methods in order to solve Poisson's equation, Electron equation and Hole equation. The user specifies the number of Newtonian iterations that are to be used to solve the above equations until the error between the iterations (default is 10^{-3}) is achieved.

The Solve section is used to specify what equations DESSIS-ISE is to solve and the method of solving. It is also used to describe a transient voltage condition or a quasi-stationary (ramping) voltage condition applied to a specified contact. For instance, transient and quasi-stationary conditions can be evaluated using a MOSFET device where the user can supply a constant gate voltage and vary the drain voltage to a specified value.

Finally, incorporated into the simulation is the graphical output programs used for parameter evaluation. For viewing the simulation results, INSPECT-ISE and PICASSO-ISE are used. INSPECT-ISE is a tool to display and analyze operational and transient outputs. PICASSO-ISE displays either two or three-dimensional semiconductor devices with color iso-bars showing the distribution of many parameters mentioned previously such as current density, mobility, Electrostatic potential and temperature.

4.3.2 Modeling Equations of DESSIS-ISE

The DESSIS-ISE program is used to perform simulations based on Drift-diffusion, Thermodynamic and Hydrodynamic transport models. DESSIS-ISE will solve Poisson's equation, Electron current continuity equation and Hole current continuity equation, using the fully coupled Newtonian method until the specified accuracy has been achieved.

Transport Equations

DESSIS-ISE can be utilized to solve a variety of transport conditions. The three models used are drift-diffusion, thermodynamic and hydrodynamic. The Drift-Diffusion mode of simulation is used for isothermal simulation with stationary transport. The Thermodynamic model compensates for self-heating effects of the device. These two simulation models are suitable for devices with long active regions. The Hydrodynamic mode accounts for device self-heating and non-stationary transport effects. Devices with small active regions are suitable for this type of simulation. In this simulation, the Drift-Diffusion transport model was used. In the Drift-Diffusion model, Poisson's equation is

$$\nabla \bullet \epsilon \nabla \psi = -q (p - n + N_D^+ - N_A^-) \quad (4.3.1)$$

Where ϵ is the electric permitivity of silicon, q is the elementary electronic charge, n and p are the electron and hole densities, and N_D^+ and N_A^- are the number of ionized donors and acceptors, respectively. The electron and hole continuity equations are as follows:

$$\nabla \bullet J_n = qR + q(\partial n / \partial t) \quad (4.3.2)$$

$$-\nabla \bullet J_p = qR + q(\partial p / \partial t) \quad (4.3.3)$$

Where R is the net electron-hole recombination rate and J_n and J_p are the electron and hole current densities given by:

$$J_n = -nq\mu_n(\nabla\phi_n) \quad (4.3.4)$$

$$J_p = -pq\mu_p(\nabla\phi_p) \quad (4.3.5)$$

Where ϕ_n and ϕ_p are electron and hole quasi-Fermi potentials. Also, μ_n and μ_p are the electron and hole mobilities. Using the Boltzman statistics,

$$n = n_{i,eff} e^{\frac{-q(\phi_n - \Psi)}{kT}} \quad (4.3.6)$$

$$p = n_{i,eff} e^{\frac{-q(\phi_p - \Psi)}{kT}} \quad (4.3.7)$$

where ϕ_n and ϕ_p are the n -side and p -side Fermi potentials, respectively, $n_{i,eff}$ is the effective intrinsic density, k is Boltzman constant, T is the temperature in Kelvin, and ψ is the electrostatic potential.

In addition to using the standard Drift-Diffusion model, DESSIS-ISE can also account for self heating effects by the use of the Thermodynamic model. In this model, once the electrostatic potential and the electron and hole densities have been found, the amount of heat generated within the device is also determined. This model takes into account electro-thermal effects under the assumption that the charge carriers are in thermal equilibrium with the lattice. Using this model, DESSIS-ISE can evaluate electron and hole Joule heat, recombination heat, and Thomson heat. As a result, equations (4.3.4) and (4.3.5) will be modified to:

$$J_n = -nq\mu_n (\nabla\phi_n + P_n \nabla T) \quad (4.3.8)$$

$$J_p = -pq\mu_p (\nabla\phi_p + P_p \nabla T) \quad (4.3.9)$$

Where P_n and P_p are the electrons and holes thermoelectric powers. DESSIS-ISE uses a default temperature of 300 Kelvin. However, in the Physics Section of DESSIS-ISE, a uniform lattice temperature can be incorporated.

The Hydrodynamic model utilizes the gradient of the carrier temperatures as an additional driving force for currents. This is useful for small active area devices such as submicron MOSFETs.

After DESSIS-ISE has solved Poisson's equation, electron current continuity equation and Hole current continuity equation, a print-out will be generated by the program to show electron, conduction and hole currents over a specified range of voltages. Once the DESSIS-ISE and MDRAW programs have been completed, the user can then execute PICASSO-ISE. PICASSO-ISE is an interactive visualization tool that utilizes the data from DESSIS-ISE and M-Draw to develop high quality pictures of the simulated semiconductor device.

Band Gap and Band Gap Narrowing Model

For intrinsic Silicon, the band gap of the material is expressed as:

$$E_g(T) = E_g(0K) - \frac{\alpha T^2}{T + \beta} \quad (4.3.10)$$

Where $\alpha = 4.73 \cdot 10^{-4} \frac{eV}{K}$ and $\beta = 436K$. Included in this is a choice for the model used for Band Gap at 0 Kelvin. These models will be discussed further in the next section.

Based on physical measurements of the quantity $\mu_n n_i^2$ in n-p-n transistors with different base doping concentrations and a one-dimensional model for the collector current, so called "apparent band gap narrowing" models have been suggested by Slotboom and de Graaff for p-type materials where [12]:

$$\Delta E_g(N_A) = E_{BGN} \left[\ln\left(\frac{N_A}{N_{REF}}\right) + \sqrt{\left(\ln\left(\frac{N_A}{N_{REF}}\right)\right)^2 + 0.5} \right] eV \quad (4.3.11)$$

Where $E_{BGN} = 0.009eV$ and $N_{REF} = 10^{17} \text{ cm}^{-3}$, and N_A is the acceptor concentration.

Effective Intrinsic Density Model

The intrinsic carrier density of undoped silicon is given by [13]:

$$n_i(T) = \sqrt{N_c(T)N_v(T)} e^{-\frac{E_g(T)}{2kT}} \quad (4.3.12)$$

Here, the Effective Densities of States $N_c(T)$ and $N_v(T)$ are:

$$N_c(T) = \frac{2}{h^3} (2\pi m_e^* kT)^{\frac{3}{2}} \quad (4.3.13)$$

$$N_v(T) = \frac{2}{h^3} (2\pi m_h^* kT)^{\frac{3}{2}} \quad (4.3.14)$$

Here m_e^* and m_h^* are the effective electron and hole mass respectively and h is Planck's constant.

Incomplete Ionization

In silicon, all dopants are usually ionized at room temperature because the impurity levels are sufficiently shallow. In the case of cryogenic conditions, donor and acceptor levels of boron and phosphorus are relatively deep compared to the thermal energy kT/q at room temperature. Therefore, incomplete ionization of the impurity atoms occur, which is given by:

$$N_D^+ = \frac{N_D}{1 + g_c \exp\left(\frac{E_{fn} - E_D}{kT}\right)} \quad (4.3.15)$$

$$N_A^- = \frac{N_A}{1 + \frac{1}{g_v} \exp\left(\frac{E_A - E_{fp}}{kT}\right)} \quad (4.3.16)$$

here, the donor and acceptor impurity level must be taken into account in Poisson's equation. The donor and acceptor levels are given by:

$$E_D = E_{D_0} - \alpha N_i^{\frac{1}{3}} \quad (4.3.17)$$

$$E_A = E_{A_0} - \alpha N_i^{\frac{1}{3}} \quad (4.3.18)$$

where E_D and E_A are the donor and acceptor impurity energy levels, respectively. Refer to Appendix A for the constants used in the above equations.

Mobility Models

In DESSIS-ISE, mobility is modeled in modular components. The high field mobility is a function of the low field mobility and a driving force. The low field mobility is dependent on three groups of other mobilities: bulk mobility (μ_b), surface contributions (μ_{sr}) and contributions made by carrier to carrier scattering (μ_{eh}) where:

$$\frac{1}{\mu_{low}} = \frac{1}{\mu_b} + \frac{1}{\mu_{sr}} + \frac{1}{\mu_{eh}} \quad (4.3.19)$$

The bulk mobility model is a temperature dependent constant where:

$$\mu_{const} = \mu_L \left(\frac{T}{300} \right)^{-\zeta} \quad (4.3.20)$$

Here μ_L is the lattice mobility and is equal to, $\mu_L=1417 \text{ cm}^2/\text{Vsec}$ and $\zeta=2.5$ for electrons and $\mu_L=470.5 \text{ cm}^2/\text{Vs}$ and $\zeta=2.2$ for holes [14]. Mobility is also dependent on the doping of the material and is adversely effected by heavily doped materials. Impurity scattering is well described by the bulk mobility model of Masetti, *et al.* [15], which extends the Caughey-Thomas expression [16] to the heavy doping range where:

$$\mu_{dop} = \mu_{min1} e^{\frac{P_e}{N_i}} + \frac{\mu_{const} - \mu_{min2}}{1 + \left(\frac{N_i}{C_r} \right)^\alpha} - \frac{\mu_1}{1 + \left(\frac{C_s}{N_i} \right)^\beta} \quad (4.3.21)$$

Refer to Appendix A for a complete listing of the constants used above. This model can be used in the concentration range 10^{13} to $4 \times 10^{21} \text{ cm}^{-3}$.

Surface contributions are also taken into account when modeled because mobility degrades at interfaces, like in the MOSFET channels, and is accounted for in the Lombardi, *et al.*, model [17]. This model combines surface phonon scattering and surface roughness scattering (“sr”) with the bulk mobility (“b”) from equation 4.3.15

$$\mu_{ac} = \frac{B}{F_\perp} + \frac{C \left(\frac{N_i}{N_o} \right)^\lambda}{F_\perp^{\frac{1}{3}} \left(\frac{T}{T_o} \right)} \quad (4.3.22)$$

$$\mu_{sr} = \frac{\delta}{F_\perp^2} \quad (4.3.23)$$

Here, μ_{ac} and μ_{sr} are functions of total doping concentration, N_i and F_\perp are components of the electric field normal to the silicon-silicon oxide interface. Again, all parameters are found in Appendix A and were fitted according to Ref 3.5.

When the drift-diffusion model is used, velocity saturation is modeled in DESSIS-ISE according to Canali, *et al.* [18]. This model originates from the Caughey-Thomas model [16], but has temperature dependent parameters where:

$$\mu(F) = \frac{\mu_{low}}{\left[1 + \left(\frac{\mu_{low}F}{v_{sat}}\right)^{\beta}\right]^{\frac{1}{\beta}}} \quad (4.3.24)$$

The parameters are listed in Appendix A. The driving force (F) describing the high field velocity saturation can be the parallel component of the electric field or the gradient of the quasi-Fermi level. β and v_{sat} are defined as:

$$\beta = \beta_o \left(\frac{T}{T_o}\right)^{\beta_{exp}} \quad (4.3.25)$$

$$v_{sat} = v_{sat,o} \left(\frac{T}{T_o}\right)^{-v_{sat,exp}} \quad (4.3.26)$$

For the constants used in this model refer to Appendix A.

These are the majority of temperature dependent terms that are accounted for in the ISE-TCAD software. Each of these models can be incorporated into the simulations by designating the appropriate key words in the DESSIS-ISE portion of the program.

4.4 POWER MOSFET SIMULATIONS AT ROOM AND CRYOGENIC TEMPERATURES

This section consists of two parts. Firstly, it analyzes some important operating parameters of power MOSFETs when exposed to cryogenic conditions; and second, it utilizes ISE-TCAD software to run simulations on a power MOSFET operating at room temperature (300K) and cryogenic temperature (77K) with these conditions taken into account. Section 4.4.1 utilizes the equations set forth by ISE-TCAD software as described in Section 4.3 and

simulations are performed on the equations to determine the validity of the equations and to gain an understanding of what happens to these parameters under cryogenic conditions. Section 4.4.2 then uses ISE-TCAD software to run simulations on a basic model using ISE-TCAD in order to solve for a variety of results. Section 4.4.3 then changes both epi-layer concentration and base concentration for an analysis of operating characteristics and compares these to the basic model.

There are many advantages to operating electronics at cryogenic conditions such as an increase of electron mobility and as a result, a decrease in on-resistance and increase in transconductance. However, some disadvantages include an increase in threshold voltage and decrease in breakdown voltage. Simulations were conducted to determine the change incorporated with these parameters as well as an attempt to optimize the device at 77 K.

For both the physical parameter evaluation and the operating analysis, a base line DMOS was developed based on the parameters set forth by the ISE-TCAD model that is supplied with their software. Figure 4.4.1 is a cross section of the device using MDRAW-ISE. The channel length of the device is 2 μm and a gate oxide thickness of 700 Angstroms. The epi-layer is lightly doped Phosphorous (n^-), doped at $2 \times 10^{14} \text{ cm}^{-3}$ and the background bulk material is highly doped Phosphorous (n^+), doped at $1 \times 10^{19} \text{ cm}^{-3}$ and is 5 μm thick. Diffused into the epi-layer are two Boron ion-implanted (p) base regions displaying a gaussian profile with a lateral diffusion coefficient of 0.8, surface concentration at $5 \times 10^{16} \text{ cm}^{-3}$ and a junction depth of 2 μm . Diffused within the two Boron wells are two highly doped phosphorous wells (n^+) with surface concentration of $1 \times 10^{19} \text{ cm}^{-3}$, a junction depth of 0.6 μm with a junction concentration of $4 \times 10^{18} \text{ cm}^{-3}$. As defined in Section 4.2, the channel length of the device is the distance between the n^+ source region and the p base region where inversion occurs. In this instance, the channel length is 2 μm . The cross section of colors throughout each region is an indication of total impurity concentration with red indicating the concentration of n type material to blue indicating the concentration of p type material per the pallet in the bottom right hand corner of the cross section. As explained in Section 4.2, M-DRAW is that part of ISE-TCAD used to define each of the regions including doping profile. See Appendix B for the M-DRAW-ISE command file used to generate this device.

4.4.1 Cryogenic Conditions on Parameters of the DMOS

In this section, we will analyze the modeling equations that ISE-TCAD uses to perform the simulations of devices. Here we study five important physical properties of the power MOSFET, and how these are affected by cryogenic conditions. These properties include Band Gap and Band Gap Narrowing Effects, Intrinsic Carrier Concentration, Ionized Impurity concentration, electron mobility, and threshold voltage.




Figure 4.4.1 Cross Section of the DMOS Using MDRAW-ISE

Cryogenic Effects on Band Gap and Band Gap Narrowing

The models that are used to compare the effects of LNT are the band gap model, the Intrinsic Carrier Concentration model, the Incomplete Ionization model and the Mobility model as discussed in Section 4.3. In this section, we will show how the above parameters change with temperature for the device described above.

The band gap model, as discussed in Section 4.3, is dependent upon temperature, as shown in Figure 4.4.2. This figure is a graphical representation of how band gap changes as temperature is reduced per equations 4.3.10 and 4.3.11. It also represents the comparison of the band gap of intrinsic silicon to silicon doped with concentrations of the three major regions of the DMOS, meaning the drift region, base region, and source region. Band gap shifts from 1.095 eV to 1.036 eV for all concentrations except $1 \times 10^{19} \text{ cm}^{-3}$, which is the highly doped source region. For a concentration of $1 \times 10^{19} \text{ cm}^{-3}$, band gap shifts from an initial value of 1.012 eV at 300 K to 1.053 eV at 77 K. At such a high doping concentration, the onset of degeneracy and the narrowing of the band gap are related to the now concentration depended density of state function. Meanwhile, the band gap narrowing on the other lighter doping concentrations are not affected by band gap narrowing.

Cryogenic Effects on Intrinsic Carrier Concentration

In the absence of a dopant, the resistivity is controlled by the creation of electrons and holes in the conduction and valence band due to the thermal generation process, which allows the transfer of electrons from the valence band into the conduction band. This process produces both a free electron and a free hole, which can take part in current conduction [19]. The density of these intrinsically created carriers is dependent upon the density of states in the conduction (N_C) band and valence band (N_V) as referred to in equation 4.3.12 where N_C and N_V are defined per equations 4.3.13 and 4.3.14, respectively. Figure 4.4.3 shows how intrinsic carrier concentration changes as the material is exposed to cryogenic conditions for each of the three regions of the DMOS. There is very little difference between all regions except that of the source concentration at $1 \times 10^{19} \text{ cm}^{-3}$. Referring back to equation 4.3.12:

$$n_i(T) = \sqrt{N_c(T)N_v(T)}e^{-\frac{E_g(T)}{2kT}} \quad (4.4.1)$$

Here, intrinsic concentration is proportional to the band gap and temperature. When heavily doped, the intrinsic concentration is displaying the effects of band gap narrowing as discussed,




Figure 4.4.2 Plot of Band Gap and Band Gap Narrowing Effects at Different




Figure 4.4.3 Plot of Effective Intrinsic Concentration v. Temperature

Hence, its curve has been shifted up slightly. It would then follow that since the overall effect of intrinsic carrier concentration is, that as the temperature of the lattice decreases so does the intrinsically created carriers due to thermal generation. But in the case where the dopant is of a high concentration, the effective band gap decreases; therefore, there exists a greater chance for electrons and holes to become thermally generated.

Cryogenic Effects on Ionized Impurity Concentrations

Low temperature operation of silicon devices is also dependent upon the number of charge carriers in neutral and depletion regions. The number of carriers in the neutral region is one factor that determines the on-resistance of the device, while the number of ionized donors in the depletion region determines the breakdown voltage of the device [20].

At low temperatures, there is a reduction in the amount of ionized acceptor and donor charge carriers in the bulk silicon. This phenomenon is referred to as carrier freeze-out. The concentration of non-ionized donors in an n-type material is given by

$$N_{Non-Ion} = \frac{N_D}{1 + \frac{1}{2} \exp\left(\frac{E_{fn} - E_D}{KT}\right)} \quad (4.4.2)$$

Where N_D is the total impurity concentration, E_{fn} is the electron Fermi level and E_D is the effective impurity donor level. The total ionized donor concentration in the neutral region is derived using the charge neutrality condition in a purely n-type material:

$$N_i = N_C \left[\frac{\sqrt{1 + 8 \exp\left(\frac{E_C - E_D}{KT}\right) \frac{N_D}{N_C}} - 1}{4 \exp\left(\frac{E_C - E_D}{KT}\right)} \right] \quad (4.4.3)$$

In Figure 4.4.4, the total ratio of ionized donors to that of total available donors is plotted versus temperature. Here, we see again that all three regions of doping are plotted versus temperature.

Included in this plot is a concentration of $1 \times 10^{18} \text{ cm}^{-3}$ which is used for dopant dependent clarification. Notice that at $1 \times 10^{19} \text{ cm}^{-3}$, the ratio of ionized donors takes on a completely different profile than that at $1 \times 10^{18} \text{ cm}^{-3}$. In the first three plots, the characteristics of ionized impurity concentration vs. temperature take on basically the same shape. It is worth noting that according to this carrier freeze-out formulation for phosphorus in silicon doped at $5 \times 10^{16} \text{ cm}^{-3}$, although 90% of donors are ionized at 150 K, only 20% remain ionized at 77 K. Thus, the on-resistance of the power MOSFET operating at LNT is not related by the formulation that at room temperature 100% ionization of donors occur. Making the statement "Incomplete Ionization" compensates for this in the Physics Section of the DESSIS-ISE file.




Figure 4.4.4 Plot of the Ratio of Ionized Donors to Total Available Donors versus Temperature

Cryogenics Effects of Mobility

In general terms, the mobility is the ease of the electrons (or holes) to drift through the material. The mobility can be defined as the average particle drift velocity per unit electric field [21]. Where:

$$\mu_n = -\frac{\langle v_x \rangle}{E} \quad (4.4.4)$$

where E is the electric field and v_x is the average drift velocity through the lattice.

Two basic types of scattering mechanisms that influence mobility through a lattice structure are impurity scattering and lattice scattering (phonon scattering). The first is impurity scattering where, as thermal energy of the impurities decreases, ionized impurity scattering increases due to the lower carrier thermal velocity. The other is the decrease in lattice scattering (or phonon scattering) as the temperature decreases. The net effect on mobility depends on which of the two scattering effects are dominant. Lattice scattering dominates when temperature in the lattice is greater than 50 K; carriers through a crystal lattice are scattered by the vibration of the lattice structure. In this temperature range mobility is proportional to $T^{-3/2}$. As temperature decreases, mobility will increase. As a result, semiconductor devices such as MOSFETs will have a greater mobility at cryogenic temperatures as compared to room temperature.

Hill and other researchers reported the effect of negative temperature dependence on mobility [22]. The drift region mobility was found to decrease below 50 K, which accounts for the increase of on-resistance, and may be attributed to localized electron traps where the electric field is insufficient to ionize the trapped carriers. From this study, a comparison was performed to evaluate the relative importance of the component of the devices resistance. Mazzoni indicates that the n-drift resistance is by far the most important component at 300 K, while at temperatures below 77 K, the enhancement area and JFET area resistance tends to become more important [23]. This resistance is proportional to the semiconductor resistivity and so is also inversely proportional to mobility and has similar temperature characteristics.

In Section 4.3, we discussed the equations used by ISE-TCAD in the modeling of mobility in silicon. Figure 4.4.5 is a plot of bulk mobility as a function of temperature based on the dopant dependent mobility model, presented in equation 4.3.16. Included in this graph is that

of the heavy doping model as presented in equation 4.3.17. Dopant types have been taken into account for the different regions of the DMOS per Appendix B. The results plotted in Figure 4.4.5, however, do not compensate for the high electric field effects of the inversion channel and also the silicon/silicon oxide roughness compensation, as presented in Section 4.3. For all simulations using ISE-TCAD, these compensations were taken into account.




Figure 4.4.5 Plot of Doping Dependent Mobility vs. Temperature at each Dopant Region

In order to show the overall effect of temperature's relation to mobility, refer to Figure 4.4.6, which is a plot of the dopant concentration dependent mobility as a function of dopant concentration for both *n* and *p* type material at 77K and 300K.

As discussed in Section 4.2, the total on-resistance is:

$$R_{on} = R_{n^+} + R_{ch} + R_a + R_j + R_D + R_s \quad (4.4.5)$$




Figure 4.4.6 Plot of Dopant Dependant Mobility vs. Dopant Concentration at 77K and 300K for both *n* and *p* Type Dopant

and associated with each of these regions of resistance is the associated mobility. For a specific device, the mobility associated with the body inversion under the drain is that the inversion layer mobility can be modeled as:

$$\mu_{ns}(T) = C_1 \left(\frac{T}{300} \right)^{-1.26} \quad (4.4.6)$$

Where T is the lattice temperature and C_1 is some constant associated with a particular device for curve fitting purpose [24]. After the current flows through the inversion layer, it passes through the accumulation layer that is directly under the gate into the epi-layer of the device. Therefore, the accumulation layer mobility can be modeled with the following expression:

$$\mu_{nA} = C_2 \left(\frac{T}{300} \right)^{-0.81} \quad (4.4.7)$$

Here C_2 is some constant associated with the particular device for curve fitting [25].

The bulk mobility (μ_{nB}) term is constant in both the JFET resistance and the drain resistance and has been measured by Jacoboni, *et al.* [26], based on his results:

$$\mu_{nB} = C_3 \left(\frac{T}{300} \right)^{-2.42} \quad \text{for } T \geq 200 \text{ K}, \quad (4.4.8)$$

$$\mu_{nB} = C_4 \left(\frac{T}{200} \right)^{-2.00} \quad \text{for } 77 \text{ K} \leq T \leq 200 \text{ K} \quad (4.4.9)$$

Based on Singh and Baliga [27], the values of C_1-C_4 are 357, 757, 1350 and 3601, respectively. Figure 4.4.7 is a plot of the mobility of each region as a function of temperature. In this example, bulk mobility has the greatest mobility throughout the whole range in temperatures, ranging from $1400 \text{ cm}^2/\text{Vs}$ at 300 K and obtaining almost $25000 \text{ cm}^2/\text{Vs}$ at LNT. This explanation is for a specific device where the data was taken and the mobility was fitted for that device. Here, it is used as an extra example of mobility variations with temperature, where each coefficient is used for curve fitting purposes.

Specific on Resistance Comparisons

The specific on resistance as from equation 4.2.10 says:

$$R_{on,sp} = \frac{W_D}{q\mu_n N_D} \quad (4.4.10)$$




Figure 4.4.7 Plot of Three Region of DMOS Mobility versus Temperature

Here W_D is the drain width and assumes that the majority of the on resistance of the device is due to drift resistance (R_D). Substituting into equation 4.8 in terms of critical electric field, the specific on resistance now becomes:

$$R_{on,sp} = \frac{4BV^2}{\epsilon_s E_c^3 \mu_{nB}} \quad (4.4.11)$$

Here, BV is the designed breakdown voltage of the device and E_c is the critical electric for the device. Figure 4.4.8 is a plot of specific on resistance vs. temperature at breakdown voltage of 1000V, 700V and 500V. As temperature decreases, on resistance is improved because it is




Figure 4.4.8 Plot of Specific on Resistance vs. Temperature

mainly determined by the temperature dependent bulk mobility associated with the drain region on resistance [28]. Figure 4.4.9 is a plot of specific on resistance vs. breakdown voltage for 300K and 77K. From this and the preceding graphs, it is assumed that the drift region mobility is in the order of $1 \times 10^{14} \text{ cm}^{-3}$ to $1 \times 10^{16} \text{ cm}^{-3}$ to model the mobility solely as temperature dependent and not dependent upon dopant concentration. Referring back to Figure 4.4.6, this assumption is valid for the range of drift concentration required. Here, we show that specific on resistance decreases as breakdown voltage decreases, however breakdown voltage is inversely dependent upon drain region concentration. From the two graphs, you see that there is a trade off between low on resistance and high breakdown voltage as related to the epi-layer dopant concentration. In general, for power devices, the higher breakdown voltage is desired especially when the device is required to block large reverse biased voltages. However, in either case, on resistance decreases drastically when the device is exposed to cryogenic conditions.




Figure 4.4.9 Plot of Specific On Resistance vs. Breakdown Voltage at 77K and 300K

4.4.2 ISE-TCAD Simulations at Room and Cryogenic Temperatures of Basic Power MOSFET Model

As discussed at the beginning of this Chapter, this section will primarily involve the simulation of the power MOSFET using ISE-TCAD as the primary means of simulation and graphical results. The scope of this section is to determine more specifically, the operating characteristics of the device using the results from INSPECT-ISE and PICASSO-ISE. Refer to Appendix B for the MDRAW-ISE command file used in the dopant profile and physical dimensions of this base line DMOS.

Threshold Voltage of the Device at Room and Cryogenic Temperatures

As the temperature of the device decreases, the threshold voltage will shift to a higher voltage. This is mainly due to a large decrease in intrinsic carrier concentration from 300K to 77K. A low intrinsic carrier concentration increases the band bending in the *p*-base region, which needs to be compensated for by a higher gate voltage for the inversion layer to occur. The impurity atoms in the *p*-base region remain almost completely ionized in the presence of the large electric field, so that the threshold voltage is determined by the total acceptor concentration even at low temperatures in spite of the freeze out effects [29]. To demonstrate this, applying a very small drain voltage (0.1V) simulated the device for threshold voltage measurements. The gate voltage was ramped from 0V to 3V and the output drain current was monitored. Figure 4.4.10 is a plot of the square root of drain current vs. applied gate voltage. According to these results, the




Figure 4.4.10 Plot of Threshold Voltage at 77K and 300K




Figure 4.4.11 Plot of Electron Mobility Across the Gate at 77 K and 300 K

threshold voltage of the device at 300 K is 1.6 V, where at 77 K, the threshold voltage shifts up slightly to 2.0 V. To understand the mechanics of what is happening under the base region, Figure 4.4.11 is a plot of electron mobility directly under the surface and across the oxide along the x-axis. Here, you can see that electron mobility has increased by a factor of 10. This graph also demonstrates the decrease in mobility through the inversion channel. The units in the x-axis are in microns and correspond to the scale in reference to Figure 4.4.13.

Drain Current Characteristics of the Device Including Specific On Resistance Measurements

Here, the operating characteristics of the device are simulated in order to gain an understanding of what happens to the current vs. voltage profile, the breakdown voltage profile and the electron current density. Figure 4.4.12 is a plot of drain current vs. drain voltage at a gate voltage of 3 V for both 77 K and 300 K. Recalling that drain current is dependent on the drift region mobility, drift region mobility increases as temperature decreases as explained in Figure 4.4.7 and this plot is a direct result. Saturated drain current increases from 7.6×10^{-6} Amp/ μm to 2.6×10^{-5} Amp/ μm . This corresponds to drain current increasing by a factor of 3.4 at 77 K compared to that at 300 K.




Figure 4.4.12 Plot of Drain Voltage vs. Drain Current at $V_G=3\text{V}$ at 77 K and 300 K




Figure 4.4.13 Cross Section Showing Electron Current Density at 77 K and 300 K

Figure 4.4.13 is a PICCASO-ISE cross section of the device at 77 K and 300 K. Here the concentrations are shown on equal scale for clarification. The left half is the device showing electron current density at 77 K, while the right half is the device with electron current density at 300 K. In both instances, the device is in a full state at 20 V at the drain and 3 V on the gate. Here, you can see the effects of current spreading in the drift region and the availability of free holes on the outer edges of the depletion region. At 77 K, the maximum current density is concentrated all the way through the drift region into the drain, where as, at 300 K the density is not as concentrated as it barely extends down the drift region half way. In order to gain a better understanding of what is happening to current density in the drift region, refer to Figure 4.14. This is a plot of electron current density for the two temperatures as a function of position in the x-axis, taken at the mid point of the drift region. Current density for both instances reaches a maximum in the center of the drift conduction channel, however, at 77 K, a maximum value of

1150 A/cm^2 is obtained where at 300 K it reaches a maximum of 420 A/cm^2 . This corresponds to a 3x increase of conduction current when operated at 77 K. Also, notice that although current density increases at 77 K, the overall width of the current density channel in the drift region has not changed.

From the previous section, it has been stated that specific on resistance is proportional to drift region width and inversely proportional to drift region mobility and concentration. From Figure 4.4.12 the calculated specific on resistance corresponds to a factor of 3x increase in specific on resistance at 77 K compared to that at 300 K. Figure 4.4.15 is a plot of drift region mobility taken at the same position as current density from the previous plot. Recalling that drift region mobility is inversely proportional to on resistance, this plot demonstrates the drastic improvement in bulk (drift) region mobility as a function of temperature across the length of the device. In this region, bulk mobility increases from about $450 \text{ cm}^2/\text{Vs}$ at 300 K to over $1200 \text{ cm}^2/\text{Vs}$ at 77 K.




Figure 4.4.14 Plot of Electron Current Density Along the X-Axis




Figure 4.4.15 Plot of Drift Region Mobility across the Device

Transconductance at Cryogenic Temperatures

For the determination of the transconductance of the device, the following plots were generated. Figure 4.4.16 is the drain current vs. drain voltage plot at 77 K and 300 K with an applied gate voltage of 3V and 4V as per the graph. Combining the two temperature ranges clarifies the magnitude of increase in the transconductance of the device at 77 K vice 300 K. At 77 the normalized transconductance is 4.3×10^{-5} A/V μ m while at 300 K the normalized transconductance is only 1.55×10^{-5} A/V μ m. In this instance, the gain in transconductance corresponds to about an increase of almost three times.

Breakdown Voltage at Cryogenic Temperatures

As previously discussed, one of the drawbacks in operation at cryogenic temperatures is the slight reduction in breakdown voltage. This is realized by understanding that the mean free path of carriers at LNT increases giving them more energy for a given electric field prior to collision resulting in a reduced avalanche breakdown voltage [30]. Figure 4.4.17 is a plot of drain current vs. drain voltage at both 77 K and 300 K showing the decreased breakdown voltage effects at LNT. Breakdown voltage of the device is about 208 V at 300 K as compared to 195 V at 77 K. This corresponds to about a 6% decrease in breakdown voltage when operated at LNT.




Figure 4.4.16 Plot of Drain Current vs. Drain Voltage at 3V and 4V for 77 K and 300 K




Figure 4.4.17 Plot of Drain Current vs. Drain Voltage for Breakdown Voltage Comparison

4.4.3 Doping Changes and a Comparative Analysis on Operating Parameters

In this section, the doping concentrations of both the epi-layer and *p*-base regions are changed to study the effects of a variety of parameters. Section 1 will study the effects of changing the epi-layer concentration from the base model of $2 \times 10^{14} \text{ cm}^{-3}$ doped phosphorous to $3 \times 10^{14} \text{ cm}^{-3}$ and then to $4 \times 10^{14} \text{ cm}^{-3}$. Here, topics of interest are the current versus voltage curves at 77 K including specific on resistance and breakdown voltage analysis. Section 2 will then

study the effects of changing the *p*-base region concentration from the base model of $5 \times 10^{16} \text{ cm}^{-3}$ to $7 \times 10^{16} \text{ cm}^{-3}$ and $9 \times 10^{16} \text{ cm}^{-3}$ doped boron. In this section, topics of interest are threshold voltage comparisons, inversion layer mobility changes, and drain current versus drain voltage comparisons.

Effects of Varying Epi-Layer Concentration at 77 K

As discussed in section 4.4.1, there is a trade off in operating characteristics between low on resistance and high breakdown voltage. Figure 4.4.18 is a plot of drain current versus drain voltage for an epi-layer concentration of $2 \times 10^{14} \text{ cm}^{-3}$, $3 \times 10^{14} \text{ cm}^{-3}$, and $4 \times 10^{14} \text{ cm}^{-3}$. The obvious observation that should be made is the increase in the on resistance with the higher epi-layer doping concentrations, as discussed in section 4.4.1. This can be accounted for by recalling equation 4.4.10 where the specific on resistance is inversely proportional to epi-layer concentration. Another view that can be generated for further analysis is Figure 4.4.19. This figure is a PICASSO-ISE plot of the electron current density at 77 K with an epi-layer of $2 \times 10^{14} \text{ cm}^{-3}$ on the left and side and an epi-layer of $4 \times 10^{14} \text{ cm}^{-3}$ on the right hand side. Here, as concentration increases, the current density of the device will increase slightly, leading to a lower on resistance. As briefly mentioned before, as doping level of the epi-layer is increased, the specific on resistance of the device will decrease, however, breakdown voltage decreases as a result. Figure 4.4.20 is a plot of drain current versus drain voltage at the given epi-layer concentrations to show the effects of doping on breakdown voltage. These simulations were performed at 77 K and show that breakdown voltage of the device decreases from the original 195 V to 185 V at $3 \times 10^{14} \text{ cm}^{-3}$ and, finally, to 179 V at $4 \times 10^{14} \text{ cm}^{-3}$.

Effects of Varying Base Layer Concentration at 77 K

This section compares the simulated results of the power MOSFET operating at 77 K by changing the doping concentration of the *p*-base region. Topics of interest are the drain current

versus drain voltage curves, the threshold voltage analysis and the mobility of the electrons at silicon-silicon oxide interface.

The doping concentration of *p*-base region plays an important role in the overall conduction and turn on of the power MOSFET. Figure 4.4.21 is the drain current versus drain voltage plot of the DMOS at 77 K when base region doping changes from the original $5 \times 10^{16} \text{ cm}^{-3}$ to $7 \times 10^{16} \text{ cm}^{-3}$ and then to $9 \times 10^{16} \text{ cm}^{-3}$. Drain current reduces substantially as base region concentration increases. From this plot, comparing the original base region doping concentration to that of $9 \times 10^{16} \text{ cm}^{-3}$, drain current decreases from $2.54 \times 10^{-6} \text{ A}/\mu\text{m}$ to $1.14 \times 10^{-6} \text{ A}/\mu\text{m}$, a 95% decrease.




Figure 4.4.18 Plot of Drain Voltage vs. Drain Current at 77K with Varying Epi-Layer




Figure 4.19 Cross Section of Device at 77K Showing Increased Current Density




Figure 4.4.20 Plot of Breakdown Voltage by Varying Epi-Layer Concentration




Figure 4.4.21 Plot of Drain Current vs. Drain Voltage by Varying Base Concentration

To gain a better understanding of why this occurs, it is important to compare the threshold voltage of the device under these conditions. Figure 4.4.22 is a plot of gate voltage versus the square root drain current simulated at 77 K. Increasing the base region concentration will result in an increase in threshold voltage. From the graph, threshold voltage increases from 2.0 V to 2.3 V and finally to 2.7 V. This is realized when *p*-type material is required to go under strong inversion conditions, as discussed in Section 4.3. The requirement for the condition of strong inversion to occur is higher for higher doping concentrations.

Another parameter that should be analyzed is the current density through the inversion channel. Figure 4.4.23 is a plot of electron current density through the channel region. At a base concentration of $5 \times 10^{16} \text{ cm}^{-3}$, current density is $2.14 \times 10^4 \text{ A/cm}^2$, while at $5 \times 10^{16} \text{ cm}^{-3}$, current density is $9.63 \times 10^3 \text{ A/cm}^2$ and at $7 \times 10^{16} \text{ cm}^{-3}$, the current density is only 963 A/cm². This corresponds to a decrease in current density along the channel by 95%.




Figure 4.4.22 Plot of Threshold Voltage by Varying Base Concentration




Figure 4.4.23 Plot of Electron Current Density across the Inversion Channel

4.5 POWER MOSFET FABRICATION AND DESIGN CONSIDERATIONS

Section 4.5 is devoted to explaining the processes involved in terms of the fabrication of the power MOSFET. Although an operating power MOSFET did not result from this effort, valuable information was gained in the understanding of important design considerations. Included in this chapter is the summary of the mask layers, processes used, and resultant diffusion profiles. Also included, is a discussion on why the device did not operate and suggested corrective actions needed for further study.

It is the opinion of the author that there is a strong need to fabricate the power MOSFET and perform operating tests on the device in order to accurately verify the validity of the models used in the simulation of the device. Although commercial power MOSFETs are readily available, and many key operating parameters are given in their vendor supplied technical specifications, the general public for patent confidentiality does not easily obtain many other key physical parameters. These parameters include gate oxide thickness, dopant concentrations and profiles, gate surface area and number of die per package. As a result of these ambiguities, it was then determined to fabricate a power MOSFET here at the University of Central Florida's class 100 clean room.

4.5.1 Fabrication of the Mask Levels

Based on the cross section of the device presented in Figure 4.2.1, it was determined that there was a need for four levels of masking in order to produce the DMOS. Mask level one was to be used to open the window in the thermally deposited silicon oxide in preparation for the boron diffusion used for the *p*-base regions. Mask level two was to be used to open the window in the thermally deposited silicon oxide in preparation for the phosphorous diffusion used for the *n*⁺ source regions. Mask level three would be used to open the contact windows for the aluminum metalization, and mask level four would be used for metal stripping to form the source and gate contacts.

The design of the four layers of masking was performed using Auto-Cad. The masks were drawn originally on a 10x scale, then sent to a photo-reduction facility in order to produce a

10x reduction of each mask on an individual transparency. With the use of these transparencies, photolithography and thermal diffusion techniques were then utilized to fabricate the Power MOSFET. Figure 4.5.1 is the overhead view of each mask layer that was used in the fabrication of the device; all dimensions are in units of microns. The masks also include the fabrication of the *n* and *p* type resistors. The extra components in the mask will allow for easy measurements and characterization of the diffused materials in order to more accurately describe the parameters, such as doping concentrations, oxide thickness and metalization integrity of the device. The device has an inversion channel length of 50 μm , with large pads on the source and gate for easy access.

4.5.2 Processing the Power MOSFET

As described earlier, the power MOSFET was fabricated in the clean room at the University of Central Florida. Source and body diffusions were done thermally using Diffusion Furnaces. Although a complete procedure is provided in Appendix C, an outline of the procedure is provided below.

The wafer of choice was a $2 \times 10^{14} \text{ cm}^{-3}$ *n*-type epi-layer with a thickness of 3.5 μm on a *n*⁺ silicon substrate. The wafer was cleaned and prepared per Appendix 3, and was then allowed growing a thermal oxide of 4000 \AA at 1100° C for 45 minutes. Negative Photo-resist was then spun for 30 seconds and a soft bake was performed for 3 minutes. Using a Carl Suiss mask aligner, the wafer was exposed for 20 seconds using UV light. The photo-resist was then developed for 2 minutes and inspected. Upon inspection, the wafers were then etched in a buffered oxide etch solution for 13 minutes. A predeposition of boron was then performed using boron doped wafers at 950° for 5 minutes. Next, a borosilicate etch was performed for 10 minutes, followed by a drive in at 1100° C for 1 hour and 30 minutes. This drive-in of the boron allowed for a new oxide growth of 4500 \AA . The resultant oxide for the boron drive-in is the gate oxide needed for inversion to occur. However, this oxide was too thick for proper gate inversion action to occur, so a buffered oxide etch was performed for 8 minuets to reduce the oxide layer to about 2500 \AA . A similar procedure (refer to Appendix C) was performed for the second mask

level, as above, and a contact window was then opened using the third mask level. Aluminum was deposited on the front side of the wafer and mask four was then utilized using positive photo-resist. Excess Aluminum was removed using a 10:1 mixture of hydrofluoric acid to distilled water. Aluminum was then deposited on the backside of the wafer to form the drain contact.




Figure 4.5.1 Overhead of Power MOSFET Mask Configuration

4.5.3 Diffusion Profile of the Base and Source Regions

In order to diffuse the Boron and the Phosphorous into the Silicon epi-layer, some considerations were taken into account in not to punch through the epi-layer. The *n*-type epi-layer was 3.5 μm thick with a concentration of $2 \times 10^{14} \text{ cm}^{-3}$. Therefore, it was safe to diffuse the *p*-type boron approximately 2.0-2.5 μm deep. With this in mind, and assuming the surface solubility of boron, pre-deposited at 950°C, is $1.1 \times 10^{20} \text{ cm}^{-3}$,

$$N_{\text{Boron}@PRE} = N_{\text{SurfaceSol}} \left(1 - \text{erf} \left(\frac{x}{2\sqrt{D_1 t_1}} \right) \right) \quad (4.5.1)$$

D_1 is the diffusion coefficient for Boron, and t_1 is time of pre-deposition. Refer to Appendix C for the values used in this analysis. After the pre-deposition and the borosilicate etch was preformed, the drive-in of the boron was performed at 1100°C for 1 ½ hour. Here, the dose required for drive-in was $1.74 \times 10^{14} \text{ cm}^{-2}$, where the dose (Q) is:

$$Q = 2N_{\text{SolidSol}} \sqrt{\frac{D_1 t_1}{\pi}} \quad (4.5.2)$$

The drive-in profile then, takes on a Gaussian profile and the concentration (N_{Boron}) is:

$$N_{\text{Boron}} = \frac{Q}{\sqrt{D_2 t_2 \pi}} \exp \left[- \left(\frac{x}{2\sqrt{D_2 t_2}} \right)^2 \right] \quad (4.5.3)$$

Where D_2 is the Diffusion coefficient of drive-in, t_2 is the time of drive-in, and Q is dose from above. Again, refer to Appendix C for the values used. Figure 4.5.2 is the plot of the diffusion profile for this particular diffusion. For clarity, the pre-deposition profile is also plotted against the diffusion profile. The resulting profile gives a final surface concentration of $2.44 \times 10^{18} \text{ cm}^{-3}$ at a junction depth in the epi-layer of 2.4 μm .




Figure 4.5.2 Plot of Diffusion Profiles

Following this, the source diffusion was then performed with the specific times, t_3 and t_4 , and temperatures listed in Appendix C. Figure 4.5.2 also shows the source distribution.

4.5.4 In-Operability of the Fabricated Device

Following the fabrication of the device, the next phase of the process was to test the finished product. Testing was to be performed at both room temperature and at 77° K. However, during the initial testing of the device for operability, the device operated completely independent of gate voltage and displayed a linear current versus voltage curve on the curve tracer, and it was assumed that the device was fabricated incorrectly. Through many revisions of the procedure and mask dimensions, the resultant device still did not operate as a MOSFET but rather as a resistor.

Up to this point, all simulations of the device were performed using the model presented previously. Through the use of ISE-TCAD, the device was simulated and did show the characteristics as displayed during testing. It also showed that the highly doped *n*-epi / *p*-base reverse biased junction was breaking down at very low voltages. This is due to large differences in doping concentration between the two junctions, causing an avalanche to occur. The junction was at $2.8 \times 10^{18} \text{ cm}^{-3}$ on the surface on the base diffusion and $2 \times 10^{14} \text{ cm}^{-3}$ associated with the epi-layer. The solution seemed to be lowering surface concentration of the base diffusion.

4.5.5 Corrective Actions for Fabrication

Lowering the surface concentration of the base diffusion can potentially be accomplished by two means. One of these means, and the most promising, is the use of ion implantation. As seen within this study, the *p*-base region plays a very important role on current handling capabilities, threshold and breakdown voltage. The operating characteristics change drastically with just a small change in doping concentrations. Ion implantation can be used to diffuse the base region to obtain a surface concentration of $5 \times 10^{16} \text{ cm}^{-3}$. Prior to ion implantation, a detailed analysis of dose and junction depth requirements is needed.

The other possible option to obtain low surface concentration is the use of a spin-on dopant. Spin-on dopants can be obtained for a variety of concentrations, however, there are some drawbacks using this method including an excess time to drive for such a deep well. The

reasonable choice seems to be the use of ion implantation, lowering the surface concentration of the *p*-base region.

4.6 CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE WORK

It has been established that MOSFETs operate significantly better at cryogenic temperature compared to room temperature. This report examines both the operational and physical aspects of the MOSFET under cryogenic condition. We studied not only mathematical models but also operational analysis by the use of ISE-TCAD simulation tools.

A variety of tests were performed on the device including current vs. voltage, threshold voltage and breakdown voltage measurements. Included in this, are both one and two-dimensional current density and mobility measurements in different regions of the MOSFET. It has been shown that for the particular device, channel mobility increases by 10x, current density and electron mobility in the drift region increases by 3x. However, some of the disadvantages include a threshold voltage of approximately 21% higher, and a breakdown voltage decrease by 6% when device is operated at 77K.

Another interesting outcome of this study is the realization of a trade off between low on resistance and high breakdown voltage. Major areas of interest within the power MOSFET are the epi-layer and base regions. As epi-layer concentration increased, on resistance decreased (but no gain in transconductance), and breakdown voltage decreased. Likewise, when the base region concentration increased, threshold voltage increased and current density decreased substantially.

The next logical step is to successfully fabricate an operational device and incorporate the physical characteristics into ISE-TCAD for full testing verification of the models used thus far. Another aspect of research is to include thermal properties of the power MOSFET under cryogenic conditions. From here, we can go beyond the device simulation and testing cryogenic circuits.

5. TESTING OF THE POWER MOSFET

5.1 On-Resistance, Internal Thermal Resistance and High Power Applications of the MOSFETs

A new task has been started to experimentally test the power MOSFET devices. The development of the power MOSFET allows an electronic circuit designer greater flexibility in high power switching applications. The goal of this task is to obtain MOSFET characteristics data with respect of operating temperature. Three commercially available power MOSFET devices have been tested under an environment whose temperature can be varied accurately from room temperature to 77 K (liquid nitrogen boiling point under 1 atmospheric pressure). The theoretical and simulation results of MOSFET operation characteristics (see the previous section) have proven that numerous advantages would be realized under low operating temperatures. Furthermore, the cryogenic flow boiling heat transfer research has provided the necessary experience and experimental setup for testing these devices. The setup from flow boiling experiment has been modified for the present task. Figure 5.1 is the schematic of the setup.




Figure 5.1 Experimental Setup




Figure 5.2 Vertical Power MOSFET

One of the most important characteristics of the power MOSFET is on-resistance ($R_{DS(on)}$). It is the total electrical resistance between the source and the drain contacts when the device is in the “on” state. Figure 5.2 shows the five regions of various resistances designated by their appropriate regions. R_n is the resistance associated with the diffused n-type well. R_{inv} is resistance associated with the p-type well, which forms the channel of the device. $R_{j fet}$ is the resistance associated with the JFET region of the device. R_{drift} is the resistance of the drift region of the device and R_{drain} is the resistance associated with the drain region of the device. The major contributing factor of the on-resistance comes from the drift region of the MOSFET. In this region,

$$R_{drift} = \frac{h(L_g + 2m)}{2q\mu_n n(m + x_p + W_o)} \ln\left(\frac{L_g + 2m}{L_g - x_p - 2W_o}\right) \quad (5.1)$$

where h is drift region thickness which depends on the breakdown voltage of the device. The quantity m is the cell diffusion window, L_g is the gate length, The term W_o is the device depletion width, and x_p is the part of the depletion width that extends into the p-type region. The temperature dependent terms are n , μ_n and W_o .

$$\mu_n = 1350\left(\frac{T}{300}\right)^{-2.42} \quad \text{for } T > 200 \text{ K, and} \quad (5.2)$$

$$\mu_n = 3601\left(\frac{T}{300}\right)^{-2} \quad \text{for } 77 \text{ K} < T < 200 \text{ K} \quad (5.3)$$

$$n = N_c \exp\left[\frac{(E_{fn} - E_c)}{kT}\right] \quad (5.4)$$

$$\text{and } W_o = \sqrt{\frac{2\varepsilon_{Si}kT}{q^2N_D} \ln\left(\frac{N_A N_D}{n_i^2}\right)} \quad (5.5)$$

Concentrating on eqns. (5.2) and (5.3), as temperature decreases, electron mobility increases, which causes R_{drift} to decrease. A qualitative evaluation of eqn.(5.4) yields the same results as previously mentioned. The decrease in depletion width (W_o) is the only term that has an adverse effect on R_{drift} as temperature is decreased, but is compensated for by also being in the natural logarithm term in the denominator of eqn. (5.1). The results shown later in this report support this model.

A test circuit was designed to measure the on-resistance and threshold voltage of the MOSFETs. The central part of the circuit was the Tektronix curve tracer (577/177/D1). The curve tracer is capable of simultaneously displaying multiple current versus voltage curves of the MOSFET. Each curve corresponds to an internal-triggered step gate voltage. In the triode region of a particular curve, the inverse of the slope of that curve indicates the on-resistance, that is:

$$R_{DS(on)} = \frac{V_{ds}}{I_{ds}} \quad (5.6)$$

As mentioned previously, three MOSFET devices were tested. We will only report the results obtained with one MOSFET (IRF 720 n-channel power MOSFET made by Harris Corporation). According to the supplied data sheets, the on-resistance at room temperature should be $2.0 \Omega \pm 0.5 \Omega$. The combined external resistance from the wires, alligator clips and banana plugs was approximately 0.1Ω . This circuit resistance is relatively small and insignificant when the experiment was conducted under room temperature. At liquid nitrogen temperature, however, the on-resistance was expected to decrease to one-tenth of that at room temperature. In this temperature range the external circuit resistance will contribute a significant portion of the combined resistance. It was also found that the solder connection between wires became loose and the contact resistance dramatically increased when the solder joint was immersed in liquid nitrogen. This problem arose due to the difference between the thermal expansion coefficients of the solder over a huge temperature change. To overcome this problem,

shorter and thicker wires throughout the entire circuit were installed and mechanical clamps were fabricated to form a better fit between the wires and the device. Before taking data, the circuit resistance was measured using a multimeter (Keithley 2000) which was capable of measuring resistance up to $100 \mu\Omega$ using a bridge configuration. As the temperature decreased, the resistance of the copper wires also decreased. The results of circuit resistance are shown in Table 5.1.

Table 5.1. Circuit Resistance

Temperature (K)	Circuit resistance (Ω)
295	0.016
243	0.008
173	0.005
77	0.001

Initially, the device was allowed to become stable at room temperature at 295 K ($22^\circ C$). As operating temperature decreased, the I-V curves become steeper, which indicate a lower on-resistance according to eqn. (5.6). By calculating the slope of the I-V curves, the on-resistance values can be obtained. The results are summarized in Table 5.2.

Table 5.2. On-resistance under Various Temperature

Temperature (K)	$R_{DS(on)}$ (Ω)
295	1.6
243	1.0
173	0.5
77	0.2

An important advantage of operating MOSFET devices under cryogenic temperature is that the thermal resistance of the device decreases. We herein propose a simple method to determine the internal thermal resistance under any power input and any operating temperature.

To study the temperature effect on the operating characteristics of power MOSFETs, one must use the junction temperature as the reference parameter upon which all the properties are evaluated. However, the temperature of this active region of the MOSFET is almost impossible to measure directly. The temperature that can be easily obtained is the heat sink temperature. MOSFET manufacturers usually provide the internal thermal resistances of their products. The internal thermal resistance is defined as the difference between the MOSFET junction and heat sink temperatures divided by the total heat dissipation rate. So the junction temperature can be calculated when the thermal resistance, sink temperature and the heat dissipation of the MOSFET are all known. Nevertheless, the internal thermal resistance is a function of temperature itself. For power MOSFET, which generally consists of silicon, copper and aluminum, the internal thermal resistance is a combination of the physical FET structure configuration and thermal conductivities of these materials. The internal thermal resistance of the MOSFET from the manufacturer is given at room-temperature condition. The thermal conductivity of silicon material increases about nine times when the temperature decreases from 295 K to 77 K (from 148 W/mK to 1340 W/mK). Such increase is also observed on aluminum and copper, which are common construction materials for a power MOSFET. Therefore, a significant decrease of the thermal resistance from the manufacturer's value is expected when the MOSFET is operating at cryogenic temperature. The internal thermal resistance of a MOSFET with respect to operating temperature cannot be obtained easily although it is extremely important in low temperature, high power electronic applications.




Figure 5.3 On-resistance vs. Temperature (y-- R_{on} , x—Temperature)

The experiment of measuring on-resistance of the MOSFET was conducted under low power input. The power supplied to the MOSFET is around 0.5 – 1 W. For MOSFET IRF 720, the maximum internal thermal resistance is 2.5 K/W. This means the junction temperature is about 1.25 to 2.5 K higher than the heat sink temperature at the most. The variation of on-resistance when the temperature varies 1 to 2 degrees is hardly detectable. Therefore, the on-resistance versus junction temperature can be plotted as Figure 5.3. The second order polynomial approximation to the experimental data implies that the reduction of on-resistance with respect to the junction temperature is not linear.

Then, a similar experiment was repeated under a high power input (about 40 to 50 W of total heat dissipation). The surface area of the MOSFET is approximately 2 to 3 cm². The maximum heat flux can be as high as 25 W/cm². The traditional natural convection by air cannot remove the heat. Hence, the highly efficient spray cooling technique was used. Spray cooling with liquid nitrogen can reach maximum heat removal rate of 200 W/cm². Figure 5.4 is the schematic of the experimental setup. Liquid nitrogen is supplied to the spray nozzle via pressurized cryogenic dewar and the associated tubing loop. The bleeding flow is used to control the spray mass flow rate. The power MOSFET device is set at the bottom of the stainless steel spray chamber.




Figure 5.4 Spray Cooling of Power MOSFET

The measured on-resistance was 0.24Ω at liquid nitrogen temperature with 40 W of heat dissipation. It is reasonable to assume that the on-resistance is a function of junction temperature, but not related to the power input. So compared to the on-resistance obtained from the high power mode with that from low power mode experiment, it can be shown that the junction temperature is 95 K while the heat sink is maintained at 77 K. So with a heat dissipation rate of 40 W, there exists a temperature difference of 22 K between the heat sink and the junction. The thermal resistance dropped from 2.5 K/W at room temperature to 0.45 K/W at 95 K. The data acquisition system can measure the on-resistance up to the accuracy of $\pm 0.005 \Omega$. By applying first order derivative to the polynomial, it can be concluded that the junction temperature calculated from Figure 5.3 is within $\pm 1.6 \text{ K}$.

This experiment shows a simple and practical method to measure the thermal resistance of a MOSFET under any operating temperature and heat dissipation rate. The experiment found that at liquid nitrogen temperature (77 K), the internal thermal resistance drops to 1/5 of that at room temperature (295 K). These results indicate that at cryogenic operating temperature, it is possible to obtain high power application while still maintaining relatively low temperature at the junction. Furthermore, the total power input can be varied and the similar experiments are to be conducted such that the correlation of internal thermal resistance versus heat dissipation can be obtained.

5.2 Frequency Response from the MOSFETs

We have also determined that the transient response of MOSFETs during switching operations is a function of device temperature. These results provided a fundamental understanding of the benefits of operating MOSFETs under cryogenic temperatures. In general, cryogenic operations of the MOSFET devices realize lower on-resistance, smaller internal thermal resistance and faster time response, which makes the MOSFETs capable of high power high frequency applications.

Operation of electronic components at cryogenic temperatures can be very advantageous if utilized properly and optimization is achieved. The ability of the power MOSFET to cycle off and on at a high frequency is directly related to the classical small signal approximation of the gate to drain and gate to source capacitance (C_{gd} and C_{gs}), respectively. However, C_{gd} and C_{gs} are controlled by the permittivity of the oxide layer (ϵ_{ox}) and also the thickness of the oxide. These parameters are relatively independent of temperature. Another group of junction capacitance is the source-body (C_{sb}) and drain-body (C_{db}) capacitance. C_{sb} and C_{db} are proportional to the source and drain junction areas in the power MOSFET and also proportional to

$$\sqrt{\frac{2 \epsilon_{si}}{(\phi_{bi} + V)qN_a}} \quad (5.7)$$

where ϕ_{bi} is the built-in junction potential and V is the reverse bias voltage between the source or drain and substrate. As the temperature decreases, ϕ_{bi} will also decrease because ϕ_{bi} is proportional to the intrinsic concentration of the material. Also, associated with cryogenic cooling is the decrease in the total on-resistance of the device. As a result, with cryogenic cooling, as the device cycles on and off, the RC time constant required for the device to go from enhancement to depletion and back is greatly reduced. This work will demonstrate these effects as a comparison is performed between room temperature and liquid nitrogen temperature.

A test circuit was designed to conduct the experiment of time response and switching characteristics of power MOSFETs (IRF 720). The test circuit was developed based on the information supplied by the device manufacturer — Harris Corporation.

In order to perform the test, a wave generator was used producing a square wave from 1 kHz to 1MHz. A signal-splitter was used to supply an input signal to the oscilloscope and the test circuit. The output from the MOSFET was also displayed on the oscilloscope and compared to the input signal. The results were captured using a video camera and a computer digitizer.






Figure 5.5 MOSFET Response Test Circuit

The tests were conducted first at room temperature of 295 K (22 °C). When the input signal was under 10 kHz the output from the test circuit showed no delay or response problems. The output wave forms demonstrated sharp turn-on and turn-off edges and without delay. As shown from Figure 5.6 (a),(c), as the applied frequency of the square wave increased, the switching characteristics of the MOSFET deteriorated. The MOSFET was not capable of turning off during much of the input's off cycle. As a result, the delay of the turn-on became longer and the slope turn-on and turn-off edges became smaller.


The same setup was then reduced to cryogenic temperature of 77 K (-196 °C), which is the boiling point of liquid nitrogen at atmospheric pressure. Figure 5.6 (b) and (d) show significant improvements of the MOSFET's switching characteristics under cryogenic temperature. In the meantime, the amplitude of the output signals was almost doubled. As a result, the MOSFET performed substantially better under these conditions because the inherent capacitance (C_{sb} and C_{db}) and the on-resistance of the MOSFET decreased substantially when the temperature decreased from room to cryogenic temperature.




(a)



(b)



(c)



(d)

Figure 5.6 Switching Characteristics (upper signal: input; lower signal: output)

(a) 295 K, 10 kHz

(c) 295 K, 100 kHz

(b) 77 K, 10 kHz

(d) 77 K, 100 kHz

The experiment indicated that the low operating temperature of power MOSFETs can realize numerous benefits. The switching characteristics as a result of a high frequency input are significantly improved at cryogenic temperatures. This makes it possible to implement high frequency applications at reduced temperatures that are not achievable at room temperature. The low temperate operating environment also leads to lower on-resistance of the MOSET which produces larger amplitude of the output signal.

5.3 Experimental Demonstration of Various Thermal Management Techniques on MOSFETs

Heat removal for most electronic systems nowadays is through free/forced convection with air. These air-cooling techniques have a low heat removal rate and require a large temperature difference between the components and the air. Therefore, the electronic components are forced to work at a lower power level. Figure 5.7 shows the results of MOSFET working under air cooling. A MOSFET (Harris, Model IRF 450) was under 29.6 W of power input under free convection in air. Figure 5.7(a) shows the MOSFET operation at the very beginning of the experiment when the sink (aluminum base) temperature was base temperature increased very rapidly. After several seconds, the sink temperature reached 28 °C. The 89 °C as shown in Figure 5.7(b). The I-V curves shifted downward compared to Figure 5.7 (a), indicating a higher on-resistance. Figure 5.7(c) was captured seconds just before the MOSFET burnt out. The base temperature was well over 200 °C when the device was destroyed by heat. The whole process lasted no longer than 15 to 20 seconds, which indicated that common air convective cooling is incapable of removing the heat flux rate at high power MOSFET operation.




Figure 5.7 MOSFET Thermal Failure under Air Free Convection

Figure 5.8 shows the same heat dissipation from IRF 450. However, a two-phase pool cooling technique was implemented using liquid nitrogen. The cryogenic temperature greatly decreases the on-resistance of the MOSFET (the slope of the I-V curves are much steeper). The highly efficient heat removal pool boiling technique also maintains stable operation of MOSFET under high heat dissipation.




Figure 5.8 Liquid Nitrogen Pool Boiling of MOSFET under High Heat Dissipation

If the MOSFET device operates under even higher power input, pool boiling might fail to remove the heat generated by the MOSFET. It has been well documented that two-phase spray cooling can achieve heat removal rates 10 times higher than pool boiling. Because ordinary MOSFET testing equipment cannot handle high power input, a special circuit has been designed to carry out the extremely high power MOSFET operation under spray cooling. These tests will be accomplished in the next quarter. The plan is to apply spray cooling techniques to the MOSFET device, and gradually increase the power input to the MOSFET. Before the spray cooling fails to remove the heat from MOSFET device, the I-V curve will be recorded. These data enable us to study the MOSFET operational characteristics under extremely high power.

REFERENCES

- [1] Incropera, F.P., and De Witt, D.P., "Fundamentals of Heat and Mass Transfer", John Wiley & Sons, New York, 3rd Edition.
- [2] B.J. Baliga, Modern Power Devices, p. 3, New York, Wiley, 1987.
- [3] K. Shenai, "Performance Potential of Low-Voltage Power MOSFET's in Liquid Nitrogen-Cooled Power Systems," IEEE Transactions on Electron Devices, vol. 38, no. 4. p. 934-936, 1991.
- [4] K. Shenai, C.S. Korman, J.P. Walden, "Optimized silicon low-Voltage Power MOSFET's for High Frequency Power Conversion,", 20th Annual IEEE Power Electronics Conference, vol. 1, pp. 180-189,1989.
- [5] B.R. Pelly, "Power MOSFET's- A Status Review," Power Electronics Conference, p. 19-32, 1983.
- [6] O.S. Mazzoni, Low Temperature Operation of Power Semiconductors, p.77, Thesis, George Washington University, 1993.
- [7] B.E. Taylor, Power MOSFET Design, p. 38, New York, Wiley-Interscience, 1993.
- [8] A.S. Sedra, K.C. Smith, Microelectronics Circuits and Systems, p. 685, New York, Penguin Press, 1991.
- [9] B.J. Baliga, Modern Power Devices, p. 22, New York: Wiley-Interscience, 1987.
- [10] S.C. Sun and J.D. Plummer, "Modeling of the On-Resistance of LDMOS, VDMOS, and VMOS Power Transistors," IEEE Transactions on Electron Devices, vol. ED-27, p. 356-367, 1980.

- [11] D.A. Grant and J. Gowar, Power MOSFET's: Theory and Applications, p.122, Wiley-Interscience, 1989.
- [12] J.W. Slotboom and H.C., DeGraff, "Measurements of Bandgap Narrowing in Silicon Bipolar Transistors," Solid-State Electronics, vol. 19, p. 857-862, 1976.
- [13] M.A. Green, "Intrinsic Concentration, Effective Densities of States, and the Effective Mass in Silicon," Journal of Applied Physics, vol. 67, no. 6, pp. 2944-2954, 1990.
- [14] C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, "A Physically Based Mobility Model for Numerical Simulation of Nonplanar Device", IEEE Transactions on CAD, vol. 7, no. 11, pp. 1164-1171, 1988.
- [15] G. Masetti, M. Severi, and S. Solmi, "Modeling of Carrier Mobility Against Carrier Concentration in Arsenic, Phosphorus, and Boron-doped Silicon," IEEE Transaction Electron Devices, vol. ED-30, pp. 764-769, 1983.
- [16] D.M. Caughey and R.E. Thomas, "Carrier Mobilities in Silicon Empirically Related to Doping and Field," Proceedings of the IEEE, pp. 2192-2193, 1967.
- [17] C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, "A Physically Based Mobility Model for Numerical Simulation of Nonplanar Device, " IEEE Transactions on CAD, vol. 7, no. 11, pp. 1164-1171, 1988.
- [18] C. Canali, G. Majni, R. Minder, and G. Ottaviani, "Electron and Hole Drift Velocity Measurements in Silicon and their Relation to Electric Field and Temperature," IEEE Transactions on Electron Device, vol. ED-22, pp. 1045-1047, 1975.
- [19] B.J. Baliga, Power Semiconductor Devices, p. 28, PWS Publishing, Boston, 1996.

- [20] E.S. Oxner, Power FET's and their Applications, p.88, Prentice Hall, Englewood Cliffs, CA., 1982.
- [21] B.G. Streetman, Solid State Electronic Devices, p.84, Prentice Hall, Englewood Cliffs, CA., 1982.
- [22] J.L. Hill, "Scaling Silicon MOSFET's for 77 K Operation," IEEE Transactions on Electron Devices. Vol. ED-38, no. 11, Nov. 1991.
- [23] O.S. Mazzoni, "Low temperature Operation Power Semiconductors", May 1993.
- [24] D. S. Jeon and D. E. Burk, "MOSFET Electron Inversion Layer Mobilities - a Physically Based Semi-Empirical Model for a Wide Temperature Range", IEEE Transactions on Electron Devices, vol. ED-36, pp. 1456-1463, 1989.
- [25] R.A. Wilcox, J. Chang and C.R. Vishwanathan, "Low-Temperature Characterization of Buried-Channel NMOS," IEEE Transactions on Electron Devices, vol. ED-36, no. 8, pp. 1440-1447, 1989.
- [26] C. Jacoboni, C. Canali, G. Ottaviani, A.A. Quaranta, "Review Of Some Charge Transport Properties Of Silicon," Solid State Electronics, vol. 20, no, 2, pp. 77-89, 1977.
- [27] R. Singh and B.J. Baliga, "Analysis and Optimization of Power MOSFETs for Cryogenic Operation," Solid-State Electronics, vol. 36, no. 8, pp. 1203-1211, 1993.
- [28] S.M. Sze, Physics of Semiconductor Devices, New York, Wiley, 1981.
- [29] G. Gildenblat, Advanced MOS Physics, New York, Academic Press, 1989.
- [30] R. Van Overstraeten and H. De Man, "Measurement Of The Ionization Rates In Diffused Silicon P-N Junctions," Solid State Electronics, vol. 13, no. 5, pg. 583-608, 1970.

APPENDICES

Appendix A

Constants used in Dessim command file:

```
***** Mobility Models: *****
```

```
* mu_lowfield^(-1) = mu_dop(mu_max)^(-1) + mu_Enorm^(-1) + mu_cc^(-1)      *
* Variable = electron value , hole value # [units] *
```

```
*****
```

ConstantMobility:

```
{ * mu_const = mumax (T/T0)^Exponent
    mumax = 1.4170e+03 , 4.7050e+02      # [cm^2/(Vs)]
    Exponent      = 2.5 , 2.2      # [1]
}
```

DopingDependence:

```
{ * mu_dop = mumin1 exp(-Pc/N) + (mu_const - mumin2)/(1+(N/Cr)^alpha)
  *           - mu1/(1+(Cs/N)^beta)
  * with mu_const from ConstantMobility
    mumin1 = 52.2 , 44.9      # [cm^2/Vs]
    mumin2 = 52.2 , 0.0000e+00      # [cm^2/Vs]
    mu1     = 43.4 , 29      # [cm^2/Vs]
    Pc      = 0.0000e+00 , 9.2300e+16      # [cm^3]
    Cr      = 9.6800e+16 , 2.2300e+17      # [cm^3]
    Cs      = 3.4300e+20 , 6.1000e+20      # [cm^3]
    alpha   = 0.68 , 0.719      # [1]
    beta    = 2 , 2      # [1]
}
```

EnormalDependence:

```
{ * mu_Enorm^(-1) = mu_ac^(-1) + mu_sr^(-1) with:
  * mu_ac = B0 / Enorm + C (T/T0)^(-1) (N/N0)^lambda / Enorm^(1/3) )
  * mu_sr^(-1) = Enorm^2 / delta + Enorm^3 / eta
  * EnormalDependence is added with factor exp(-l/l_crit), where l is
  * the distance to the nearest point of Si/SiO2 interface. Factor is
  * equal to 1 if l_crit > 100.
    B      = 4.7500e+07 , 9.9250e+06      # [cm/s]
    C      = 5.8000e+02 , 2.9470e+03      # [cm^5/3/(sV^2/3)]
    N0     = 1 , 1      # [cm^-3]
    lambda = 0.125 , 0.0317      # [1]
    delta   = 5.8200e+14 , 2.0546e+14      # [V/s]
    eta     = 5.8200e+30 , 2.0546e+30      # [V^2/cm*s]
    l_crit  = 1.0000e-06 , 1.0000e-06      # [cm]
}
```

CarrierCarrierScattering

```
{ * with Conwell/Weisskopf screening:
  * mu_cc = D (T/T0)^3/2 / sqrt(n p) [ln( 1 + F (T/T0)^2 (n p)^(-1/3))]^(-1)
```

```

D      = 1.0400e+21  # [(cmVs)^(-1)]
F      = 7.4520e+13  # [1]

* with Brooks/Herring screening:
* mu_cc = c1 (T/T0)^1.5 / ( Sqrt(n,p) ( ln(1+eta) - eta / (1+eta) ) )
* with eta = c2(T/T0)^2/(n+p)
  c1      = 1.5600e+21  # [(cmVs)^(-1)]
  c2      = 7.6300e+19  # [cm^(-3)]
}

```

```

HighFieldDependence:
{ * mu_highfield = mu_lowfield / ( 1 + (mu_lowfield E / vsat)^beta )^1/beta
* beta = beta0 (T/T0)^betaexp; vsat = vsat0 (T/T0)^(-Vsatexp);
  beta0   = 1.109 , 1.213  # [1]
  betaexp = 0.66 , 0.17    # [1]
  vsat0  = 1.0700e+07 , 8.3700e+06    # [1]
  vsatexp = 0.87 , 0.52   # [1]
}

```

Appendix B

ISE-TCAD MDRAW Command File of the Power MOSFET

Title "pmos"

Refinement

```
{      MaxElementSize = 1 MinElementSize = 0.08
      MaxGradient = (DopingConcentration, 10 )
{      top = 12  left = -13.5  bottom = 15  right = 13.5
      MaxElementSize = 1  MinElementSize = 0.2  }

{      top = 0  left = -13.5  bottom = 3.5  right = -1.5
      MaxElementSize = 1  MinElementSize = 0.06  }
{      top = 0  left = 1.5  bottom = 3.5  right = 13.5
      MaxElementSize = 1  MinElementSize = 0.06  }

{      top = 0  left = -10  bottom = 1.5  right = -5
      MaxElementSize = 1  MinElementSize = 0.02  }

{      top = 0.0001  left = 5  bottom = 1.5  right = 10
      MaxElementSize = 1  MinElementSize = 0.02  }

{      top = 0.001  left = -5  bottom = 0.3  right = 5
      MaxElementSize = 1  MinElementSize = 0.06  } }
```

Profiles

```
{      constFunction "bulk"{
          constValue = 1e+19
          species = P
          line = {(-13.5 12) (13.5 12)}
          lateralFactor = 0
          maxDistance = 3  }

      constFunction "Epilayer"{
          constValue = 2e+14
          species = P
          line = {(-13.5 -0.07) (13.5 -0.07)}
          lateralFactor = 0  }

      gaussFunction "P-right"{
          species = B
          line = {(3 0) (13.5 0)}
          peakPosition = 0
          lateralFactor = 0.8
          peakValAndJunc = (peakValue = 5e+16, valueAtDepth = 2e+14,
depth = 2)      }

      gaussFunction "P-left"{
          species = B
          line = {(-13.5 0) (-3 0)}
          peakPosition = 0
          lateralFactor = 0.8 }
```

```
peakValAndJunc = (peakValue = 5e+16, valueAtDepth = 2e+14,  
depth = 2) }
```

```
gaussFunction "n+left" {  
    species = P  
    line = {(-9 0) (-5 0)}  
    lateralerf  
    peakPosition = 0  
    lateralFactor = 0.8  
    peakValAndJunc = (peakValue = 1e+19, valueAtDepth = 2.8e+16,  
    depth = 0.6) }
```

```
gaussFunction "n+right" {  
    species = P  
    line = {(5 0) (9 0)}  
    lateralerf  
    peakPosition = 0  
    lateralFactor = 0.8  
    peakValAndJunc = (peakValue = 1e+19, valueAtDepth = 2.8e+16,  
    depth = 0.6) }
```

Appendix C

Process Procedure

1. Obtain a wafer from the lab and record the following information:
 - a. thickness of the substrate:
 - b. thickness of the SiO₂:
 - c. Majority carrier type of substrate:
 - d. Resistivity:
 - e. Orientation of wafer:
2. Place the wafer on the spinner, ensuring it is centered and apply a liberal amount of Futurrex NR8 - 1000 negative photoresist on wafer.
3. Spin the silicon wafer at 4000 rpm for 30 seconds.
4. Place the silicon wafer in a small bake plate and bake the silicon wafer with the photoresist material in the 120-degree oven for 3 minutes.
5. Allow the silicon wafer to cool for 3 minutes and make preparations to the mask aligner.
6. Place the Mask-1 into the Mask aligner and expose the silicon wafer for 20 seconds.
7. Pour Futurrex Developer In a Petri dish.
8. Place the wafer in the petri dish to develop the wafer for 2-min. Then rinse the wafer DI water and blow dry the wafer with Nitrogen air and inspect the wafer under a microscope for developing completeness. If the wafer still has photo-resist in the areas that were not exposed, repeat the procedure until the wafer is completely developed.
9. Place the silicon wafer in a small bake plate and bake the wafer in the 120° C degree oven for 10 minutes.
10. Allow the silicon wafer to cool for 3 minutes. Meanwhile prepare the 9:1 BOE solution that will be used to etch the silicon wafer and pour the solution in a plastic perti dish.
11. Place the wafer in the 9:1 BOE solution etch for 7 minutes and inspect the wafer. Assuming a 600 Angstrom etch rate the wafer should have etched in about 8 1/2 minutes. When the oxide is etched completely the water will bead up and roll away very quickly on the back side of the wafer.
12. Once the etch is complete, strip the photo-resist from the wafer using acetone, then strip the acetone with Methanol, then strip the Methanol with DI. Inspect under a microscope for completeness.
13. Remove the boat from the burner (allowing to cool) and place the samples into the slots close to the Boron diffusion sources. Ensure the furnace for the pre-dep is as follows:
 - a. Furnace temperature: 900° C
 - b. Flow rate: 4.0 on flowmeter
 - c. Nitrogen Pressure: 5 psig
14. Load the boat back into the furnace at a push-in rate of about 1-minute.

15. Once the boat is in the furnace, close the door and allow the samples to predep for 9 minutes.
16. After the 9 minute mark, remove the boat at a pull out rate of 1 minute, and allow the samples to cool.
17. Perform a Borosilicate Glass Etch of both control wafers and sample wafers as follows:
 - a. Etched the wafers in BOE 9:1 for 10 seconds, rinsed with DI water and dry with nitrogen.
 - b. Immerse the wafers in $H_2SO_4 : HN_3$ in a 1:1 solution for 10 minutes, and rinse with DI water and dry with nitrogen.
 - c. Etched the wafers in BOE 9:1 for 10 seconds, rinsed with DI water and dry with nitrogen and perform a four point probe measurement on the control wafers.
18. Remove the boat from the wet burner (allowing to cool) and place the samples into boat. Ensure the furnace is set as follows:
 - a. Furnace temperature: $1100^\circ C$
 - b. Flow rate: 1.0 on flowmeter
 - c. Nitrogen Pressure: 5 psig
 - d. DI Bubbler Temp: $95^\circ C$
19. Load the boat back into the furnace at a push-in rate of about 3 minutes.
20. Once the boat is in the furnace, close the door and allow the samples to drive-in for 80 minutes.
21. After 30 minutes, remove the samples from the furnace and place the wafers in the dry furnace under following conditions:
 - a. Furnace Temp: $1100^\circ C$
 - b. O_2 Pressure: 5 psig
 - c. Flow Rate: 4.0 on flowmeter
22. Load the boat back into the furnace at a push-in rate of about 3 minutes.
23. Preform a buffered oxide etch on the one control wafer and the sample for about 14 minutes.
24. Using the four-point probe method, measure the sheet resistance and type of the control wafer.
25. Using the sample wafer, place the wafer on the spinner, ensuring it is centered and apply a liberal amount of Futurrex NR8 -1000 negative photoresist on wafer.
26. Spin the silicon wafer at 4000 rpm for 30 seconds.
27. Place the silicon wafer in a small bake plate and bake the silicon wafer with the photo-resist material in the 90 degree oven for 3 minutes.
28. Allow the silicon wafer to cool for 3 minutes and make preparations to the mask aligner.
29. Place the mask-2 mask into the mask aligner and expose the silicon wafer for 20 seconds.
30. Pour Futurrex Developer In a Petri dish.
31. Place the wafer in the petri dish to develop the wafer for 2 minutes, then rinse the wafer DI water and blow dry the wafer with Nitrogen air and inspect the wafer under a microscope for developing completeness. If the wafer still has photoresist in the areas that were not exposed, repeat the procedure until the wafer is completely developed.

32. Place the silicon wafer in a small bake plate and bake the wafer in the 120° C degree oven for 10 minutes.
33. Allow the silicon wafer to cool for 3 minutes. Meanwhile prepare the 9:1 BOE solution that will be used to etch the silicon wafer and pour the solution in a plastic petri dish.
34. Place the wafer in the 9:1 BOE solution etch for 14 1/2 minutes and inspect the wafer. Assuming a 450 Angstrom etch rate the wafer should have etched in about 12 minutes.
35. Once the etch is complete, strip the photo-resist from the wafer using acetone, then strip the acetone with Methanol, then strip the Methanol with DI water. Inspect under a microscope for completeness.
36. Remove the boat from the burner and place the samples into the slots close to the phosphorous diffusion sources. Ensure the furnace for the pre-dep is as follows:
 - a. furnace temperature: 950° C
 - b. Flow rate: 4.0 on flow-meter
 - c. Nitrogen Pressure: 5 psig
37. Load the boat back into the furnace a push-in rate of about 1 minute.
38. Once the boat is in the furnace, close the door and allow the samples to predep for 10 minutes.
39. After the 10 minute mark, remove the boat at a pull out rate of 1 minute, and allow the samples to cool.
40. Re-measure the control wafer the control wafer that was previously etched:
 - a. Substrate type:
 - b. Sheet Resistance:
41. Place the samples into the boat, and place the samples into the wet diffusion furnace at a push-in rate of 3 minutes.

Temperature of the furnace: 1100° C
Nitrogen Pressure: 5 psi
Flowrate: 1.0
Bubbler temperature: 95° C
42. Allow the furnace to burn for 10 minutes providing the drive-in of the phosphorus.
43. Remove the samples at a pull-rate of 3 minutes.
44. Estimate the oxide thickness from the drive in process parameters:
45. Re-measure the N-type control wafer, with the following results:
 - a. Substrate type:
 - b. Sheet Resistance:
46. Place the wafer on the spinner, ensuring it is centered and apply a liberal amount of Futurrex NR8 - 1000 negative photoresist on wafer working from the inside-out. Spin the silicon wafer at 4000 rpm for 30 seconds.

47. Place the silicon wafer in a small bake plate and bake the silicon wafer with the photoresist material in the 90 degree oven for 3 minutes.
48. Allow the silicon wafer to cool for 3 minutes and make preparations to the mask aligner.
49. Place the Mask-3 into the Cobilt Mask aligner and expose the silicon wafer for 10 seconds.
50. Pour Futurrex Developer In a Petri dish.
51. Place the wafer in the petri dish to develop the wafer for one minute and thirty seconds. Then rinse the wafer DI water and blow dry the wafer with Nitrogen air and inspect the wafer under a microscope for developing completeness. If the wafer still has photoresist in the areas that were not exposed, repeat the procedure until the wafer is completely developed.
52. Place the silicon wafer in a small bake plate and bake the wafer in the 120° C degree oven for 10 minutes.
53. Allow the silicon wafer to cool for 3 minutes. Meanwhile prepare the 9:1 BOE solution that will be used to etch the silicon wafer and pour the solution in a plastic pert dish.
54. Place the wafer in the 9:1 BOE solution etch for 15 minutes and inspect the wafer. Assuming a 450 Angstrom etch rate the wafer should have etched in about 12 minutes. When the oxide is etched completely the water will bead up and roll away very quickly on the back side of the wafer.
55. Once the etch is complete, strip the photo-resist from the wafer using acetone, then strip the acetone with Methanol, then strip the Methanol with DI water. Inspect under a microscope for completeness.
56. Place the wafer on the spinner, ensuring it is centered and apply a liberal amount of Shipley 1400-27 positive photoresist on wafer working from the inside-out.
57. Spin the silicon wafer at 4000 rpm for 30 seconds.
58. Place the silicon wafer in a small bake plate and softbake the silicon wafer with the photoresist material in the 90 degree oven for 2 minutes.
59. Allow the silicon wafer to cool for 3 minutes and make preparations to the mask aligner.
60. Place the Mask-4 into the Cobilt Mask aligner and expose the silicon wafer for 10 seconds.
61. In Pertri dish pour 40 mL of Shipley developer and develop for about 60 seconds, then rinse the wafer DI Water.
62. Dry the wafer with Nitrogen air and inspect the wafer under a microscope for developing completeness. If the wafer still has photo-resist in the areas that were exposed, repeat the procedure until the wafer is completely developed.
63. Place the silicon wafer in a small bake plate and hard bake the wafer in the 120° C degree oven for 10 minutes.
64. Allow the silicon wafer to cool for 3 minutes. Meanwhile prepare the Aluminum etch solution.
65. Deposit Aluminum on the front of the wafer.
66. Place the wafer in the etch solution on a burner pad for 3 and rinse the wafer with DI water. Inspect the wafer under a microscope to see if the etch is completed.

67. Once you are sure the aluminum is fully etched, remove the photoresist using Acetone. Then rinse the wafer with methanol, DI water, and blow-dry with Nitrogen.